## PROGRAMMABLE CONTROLLER FP3/FP10SH Hardware

## Safety Precautions

Observe the following notices to ensure personal safety or to prevent accidents.
To ensure that you use this product correctly, read this User's Manual thoroughly before use.
Make sure that you fully understand the product and information on safe.
This manual uses two safety flags to indicate different levels of danger.

## WARNING

## If critical situations that could lead to user's death or serious injury is assumed by mishandling of the product.

-Always take precautions to ensure the overall safety of your system, so that the whole system remains safe in the event of failure of this product or other external factor.
-Do not use this product in areas with inflammable gas. It could lead to an explosion.
-Exposing this product to excessive heat or open flames could cause damage to the lithium battery or other electronic parts.

## CAUTION

If critical situations that could lead to user's injury or only property damage is assumed by mishandling of the product.
-To prevent abnormal exothermic heat or smoke generation, use this product at the values less
than the maximum of the characteristics and performance that are assure in these specifications.
-Do not dismantle or remodel the product. It could lead to abnormal exothermic heat or smoke generation.
-Do not touch the terminal while turning on electricity. It could lead to an electric shock..
-Use the external devices to function the emergency stop and interlock circuit.
-Connect the wires or connectors securely.
The loose connection might cause abnormal exothermic heat or smoke generation
-Do not allow foreign matters such as liquid, flammable materials, metals to go into the inside of the product. It might cause exothermic heat or smoke generation.
-Do not undertake construction (such as connection and disconnection) while the power supply is on.

## Copyright / Trademarks

-This manual and its contents are copylighted.
-You may not copy this manual, in whole or part, without written consent of Matsushita Electric Works,Ltd.
-Windows and Windows NT are registered trademarks of Microsoft Corporation in the United States and/or other countries.
-All other company names and product names are trademarks or registered trademarks of their respective owners.
-Matsushita Electric Works,Ltd. pursues a policy of continuous improvement of the Design and performance of its products, therefore, we reserve the right to change the manual/ product without notice.

## Table of Contents

Before You Start ..... X
Chapter 1 Features and System Configuration
1.1 General Features ..... 1-3
1.2 Basic System Configuration ..... 1-6
1.2.1 Basic Configuration and Number of Control I/O Points ..... 1-6
1.2.2 Configuration and Number of Control I/O Points When Expanded ..... 1-8
1.3 Unit Combinations ..... 1-10
1.3.1 Unit Line-Up ..... 1-10
1.3.2 Restrictions on Unit Types ..... 1-12
1.3.3 Limitations on Current Consumption ..... 1-15
1.4 Expansion System Configuration ..... 1-20
1.4.1 MEWNET-F (remote I/O) Configuration ..... 1-20
1.4.2 MEWNET-TR System Configuration ..... 1-22
1.4.3 MEWNET-W System Configuration ..... 1-24
1.4.4 MEWNET-P Configuration ..... 1-26
1.4.5 Computer Link Function ..... 1-28
1.4.6 Control by MODEM ..... 1-30
1.5 Programming Tools ..... 1-32
1.5.1 Tools Needed for Programming ..... 1-32
1.5.1.1 Using NPST-GR Software for FP3 ..... 1-32
1.5.1.2 Using NPST-GR Software for FP10SH ..... 1-33
1.5.1.3 Using FP Programmer II Ver. 2 for FP3 Only ..... 1-33
1.5.2 Table of Programming Tools ..... 1-34
1.5.3 Tools Needed for ROM Writing of FP3 ..... 1-35
1.5.3.1 When Creating a ROM With a Commercially Available ROM Writer, Through a Master Memory (EEPROM) ..... $1-35$
1.5.3.2 When Creating a ROM With NPST-GR Software and a Commercially Available ROM Writer ..... 1-36
1.5.4 Tools Needed for ROM Writing of FP10SH ..... 1-37
1.5.4.1 When Creating a ROM With a Commercially Available ROM Writer, Through a Master Memory (FROM) ..... $1-37$
1.5.4.2 When Creating a ROM With NPST-GR Software and a Commercially Available ROM Writer ..... $1-38$
Chapter 2 Parts and Its Specifications
2.1 Specifications ..... 2-3
2.1.1 FP3/FP10SH General Specifications ..... 2-3
2.1.2 Dimensions ..... 2-3
2.1.3 FP3 Performance Specifications ..... 2-4
2.1.4 FP10SH Performance Specifications ..... 2-7
2.2 Backplane for FP3/FP10SH ..... 2-10
2.3 Expansion Cable ..... 2-12
2.4 FP3 CPU and Optional Memory ..... 2-14
2.4.1 FP3 CPU ..... 2-14
2.4.1.1 Status Indicator LEDs ..... 2-16
2.4.1.2 Initialize/Test Switch ..... 2-17
2.4.1.3 Mode Selector ..... 2-17
2.4.2 Memory (EPROM) and Master Memory (EEPROM) ..... 2-18
2.5 FP10SH CPU and Optional Memory ..... 2-20
2.5.1 FP10SH CPU ..... 2-20
2.5.1.1 Status Indicator LEDs ..... 2-22
2.5.1.2 Initialize/Test Switch ..... 2-23
2.5.1.3 Mode Selector ..... 2-23
2.5.1.4 Operation Condition Switches ..... 2-24
2.5.1.5 Station Number Setting Switches ..... 2-26
2.5.1.6 COM Port (RS232C) ..... 2-26
2.5.2 Expansion Memory Unit ..... 2-29
2.5.3 ROM Operation Board ..... 2-31
2.5.4 IC Memory Card Board ..... 2-35
2.5.5 IC Memory Card ..... 2-37
2.6 Power Supply Units ..... 2-42
2.6.1 Power Supply Specifications ..... 2-44
2.7 Power Supply Dummy Unit ..... 2-45
2.7.1 Conditions for Using a Power Supply Dummy Unit ..... 2-46
2.7.2 Installing the Power Supply Dummy Unit ..... 2-48
2.8 Common Specifications of Input, Output and I/O Mixed Units ..... 2-49
2.8.1 Table of Input Unit Types ..... 2-50
2.8.2 Table of Output Unit Types ..... 2-50
2.8.3 Table of I/O Mixed Unit Types ..... 2-51
2.9 Input Units Specifications ..... 2-52
2.9.1 16-point Type DC Input Unit ..... 2-52
2.9.1.1 Specifications ..... 2-52
2.9.1.2 Internal Circuit Diagram ..... 2-53
2.9.1.3 Pin Layout of Terminal Block ..... 2-53
2.9.2 32-point Type DC Input Units ..... 2-54
2.9.2.1 Specifications ..... 2-54
2.9.2.2 Internal Circuit Diagram ..... 2-55
2.9.2.3 Pin Layout of Connector ..... 2-56
2.9.3 64-point Type DC Input Units ..... 2-57
2.9.3.1 Specifications ..... 2-57
2.9.3.2 Internal Circuit Diagram ..... 2-57
2.9.3.3 Pin Layout of Connector ..... 2-58
2.9.3.4 Internal Current Consumption Switch ..... 2-59
2.9.3.5 Limitations on Number of Simultaneous Input ON Points ..... 2-60
2.9.3.6 Notes Regarding the Internal Current Consumption Switch Settings ..... 2-60
2.9.4 64-point/High-speed Response Type DC Input Units ..... 2-61
2.9.4.1 Specifications ..... 2-61
2.9.4.2 Internal Circuit Diagram ..... 2-61
2.9.4.3 Pin Layout of Connector ..... 2-62
2.9.4.4 Limitations on Number of Simultaneous Input ON Points ..... 2-63
2.9.5 8-point Type AC Input Units ..... 2-64
2.9.5.1 Specifications ..... 2-64
2.9.5.2 Internal Circuit Diagram ..... 2-65
2.9.5.3 Pin Layout of Terminal Block ..... 2-65
2.9.6 16-point Type AC Input Units ..... 2-66
2.9.6.1 Specifications ..... 2-66
2.9.6.2 Internal Circuit Diagram ..... 2-67
2.9.6.3 Pin Layout of Terminal Block ..... 2-67
2.10 Output Units Specifications ..... 2-68
2.10.1 16-point Type Relay Output Units ..... 2-68
2.10.1.1 Specifications ..... 2-68
2.10.1.2 Internal Circuit Diagram ..... 2-69
2.10.1.3 Pin Layout of Terminal Block ..... 2-69
2.10.2 16-point Type Output Unit-Transistor NPN ..... 2-70
2.10.2.1 Specifications ..... 2-70
2.10.2.2 Internal Circuit Diagram ..... 2-71
2.10.2.3 Pin Layout of Terminal Block ..... 2-71
2.10.3 32-point Type Output Unit-Transistor NPN ..... 2-72
2.10.3.1 Specifications ..... 2-72
2.10.3.2 Internal Circuit Diagram ..... 2-73
2.10.3.3 Pin Layout of Connector ..... 2-73
2.10.4 64-point Type Output Unit-Transistor NPN ..... 2-74
2.10.4.1 Specifications ..... 2-74
2.10.4.2 Internal Circuit Diagram ..... 2-75
2.10.4.3 Pin Layout of Connector ..... 2-75
2.10.5 16-point Type Output Unit-Transistor PNP ..... 2-76
2.10.5.1 Specifications ..... 2-76
2.10.5.2 Internal Circuit Diagram ..... 2-77
2.10.5.3 Pin Layout of Terminal Block ..... 2-77
2.10.6 32-point type Output Unit-Transistor PNP ..... 2-78
2.10.6.1 Specifications ..... 2-78
2.10.6.2 Internal Circuit Diagram ..... 2-79
2.10.6.3 Pin Layout of Connector ..... 2-79
2.10.7 64-point Type Output Unit-Transistor PNP ..... 2-80
2.10.7.1 Specifications ..... 2-80
2.10.7.2 Internal Circuit Diagram ..... 2-81
2.10.7.3 Pin Layout of Connector ..... 2-81
2.10.8 16-point Type Triac Output Unit ..... 2-82
2.10.8.1 Specifications ..... 2-82
2.10.8.2 Internal Circuit Diagram ..... 2-83
2.10.8.3 Pin Layout of Terminal Block ..... 2-83
2.11 I/O Mixed Units Specifications ..... 2-84
2.11.1 64-point Type I/O Mixed Unit-DC Input/Transistor NPN ..... 2-84
2.11.1.1 Specifications ..... 2-84
2.11.1.2 Internal Circuit Diagram ..... 2-85
2.11.1.3 Pin Layout of Connector ..... 2-86
2.11.2 64-point Type I/O Mixed Unit-DC Input/Transistor PNP ..... 2-88
2.11.2.1 Specifications ..... 2-88
2.11.2.2 Internal Circuit Diagram ..... 2-89
2.11.2.3 Pin Layout of Connector ..... 2-90
2.11.3 16-point Type I/O Mixed Unit-DC Input/Relay Output ..... 2-92
2.11.3.1 Specifications ..... 2-92
2.11.3.2 Internal Circuit Diagram ..... 2-93
2.11.3.3 Pin Layout of Terminal Block ..... 2-93
Chapter 3 I/O Allocation
3.1 Fundamentals of I/O Allocation (Automatic Allocation) ..... 3-3
3.1.1 Example of Automatic Allocation ..... 3-3
3.1.2 Using Automatic Allocation ..... 3-4
3.1.3 Procedure for Automatic Allocation ..... 3-5
3.2 Arbitrary Allocation With NPST-GR ..... 3-6
3.2.1 Example of Arbitrary Allocation With NPST-GR ..... 3-6
3.2.2 Using Arbitrary Allocation ..... 3-7
3.2.3 Procedure of Arbitrary Allocation ..... 3-8
3.3 Registration of I/O Mount Allocation ..... 3-9
3.3.1 Registration Method of Mount State ..... 3-9
3.3.1.1 Using Registration of I/O Allocation ..... 3-9
3.3.1.2 Clearing Registered Content ..... 3-10
3.4 Table of I/O Occupied Points ..... 3-11
Chapter 4 Installation and Wiring
4.1 Installation ..... 4-3
4.1.1 Installation Space and Environment ..... 4-3
4.1.1.1 Setting the Board Number ..... 4-6
4.1.2 Mounting Method ..... 4-7
4.1.3 Connecting Expansion Cable ..... 4-9
4.1.4 Connecting Backup Battery ..... 4-10
4.2 Power Supply Wiring ..... 4-11
4.2.1 Wiring the Power Supply to the Power Supply Unit ..... 4-11
4.2.2 Grounding ..... 4-13
4.3 Wiring Input and Output ..... 4-14
4.3.1 Input Wiring ..... 4-14
4.3.1.1 Sensors ..... 4-14
4.3.1.2 AC Input Devices ..... 4-15
4.3.1.3 LED-Equipped Reed Switch ..... 4-15
4.3.1.4 Two-Wire Type Sensor ..... 4-15
4.3.1.5 LED-Equipped Limit Switch ..... 4-16
4.3.1.6 Wiring 64-point Type Input Unit ..... 4-17
4.3.2 Output Wiring ..... 4-18
4.3.2.1 Protective Circuit for Inductive Loads ..... 4-18
4.3.2.2 Protective Circuit for Capacitive Loads ..... 4-19
4.3.2.3 Precautions for Overload ..... 4-19
4.3.2.4 Precautions for Leakage Current ..... 4-19
4.3.3 Cautions Regarding Input and Output Units ..... 4-20
4.4 Wiring the Connector Type I/O Units ..... 4-21
4.4.1 Wiring the Connector Type Units ..... 4-21
4.4.2 Connecting the Terminals ..... 4-24
4.4.2.1 CT-2 Connector Terminal ..... 4-24
4.4.2.2 RT-2 Relay Terminal ..... 4-27
4.4.3 Connecting the Cable With Pressure Connection Terminal ..... 4-29
4.4.4 Connecting with Connector for Wire-pressed Terminal Cable ..... $4-31$
4.4.5 Connecting with Flat Cable Connector ..... 4-33
4.5 Wiring the Terminal Type I/O Units ..... 4-35
4.5.1 Wiring the Terminal Type Units ..... 4-35
4.6 Safety Measures ..... 4-36
4.6.1 Safety Instructions ..... 4-36
4.6.1.1 Precautions Regarding System Design ..... 4-36
4.6.1.2 Interlock Circuit ..... 4-36
4.6.1.3 Emergency Stop Circuit ..... 4-36
4.6.1.4 Start Up Sequence ..... 4-36
4.6.1.5 Alarm Function ..... 4-37
4.6.2 Momentary Power Failures ..... 4-37
4.6.3 Alarm Output ..... $4-37$
4.6.3.1 Watchdog Timer ..... 4-38
Chapter 5 Procedure Until Operation
5.1 Before Turning ON the Power ..... 5-3
5.1.1 Check Items ..... 5-3
5.1.2 Procedure Up To Trial Operation ..... 5-4
5.2 Programming with NPST-GR ..... 5-5
5.2.1 Preparations ..... 5-5
5.2.2 Configuring NPST-GR ..... 5-6
5.2.2.1 Setting Method ..... 5-7
5.3 Programming with an FP Programmer II ..... 5-9
5.3.1 Preparations ..... 5-9
5.4 Operation of FP3 ..... 5-11
5.4.1 RAM and ROM Operations ..... 5-11
5.4.1.1 Comparison of RAM and ROM Operations ..... 5-11
5.4.2 Holding the Data During Power Failure ..... 5-12
5.4.2.1 Backup of Operation Memory ..... 5-12
5.4.2.2 Setting the Battery Error Warnings ..... 5-12
5.4.3 Precautions for ROM Operation ..... 5-13
5.4.3.1 Transfer Data From ROM to the Built-in RAM ..... 5-14
5.4.4 Writing to ROM ..... 5-15
5.4.4.1 Using a Commercially Available ROM Writer ViaEEPROM5-15
5.4.4.2 Using NPST-GR and a Commercially Available ROM Writer ..... 5-17
5.5 Operation of FP10SH ..... 5-19
5.5.1 RAM, ROM and IC Memory Card Operations ..... 5-19
5.5.1.1 Comparison of RAM, ROM and IC Memory Card Operation ..... 5-19
5.5.2 Holding the Data During Power Failure ..... 5-21
5.5.2.1 Backup of Operation Memory ..... 5-21
5.5.2.2 Setting the Battery Error Warnings ..... 5-21
5.6 How To Use a ROM Operation Board (for FP10SH only) ..... 5-22
5.6.1 Overview of FP10SH ROM Operation Board ..... 5-22
5.6.2 Function of ROM Operation Board ..... 5-23
5.6.2.1 Comment Storager Function ..... 5-23
5.6.2.2 Precautions for Comment Storage ..... 5-24
5.6.3 Precautions for ROM Operation ..... 5-25
5.6.3.1 Transfer Data From ROM to the Built-in RAM ..... 5-26
5.6.4 Transfer Data from RAM to FROM ..... 5-27
5.6.4.1 Method for Transferring From RAM to FROM ..... 5-27
5.6.4.2 Storage Capacity of User ROM ..... 5-27
5.6.4.3 Precautions for Comment Storage ..... 5-28
5.6.5 Writing to ROM ..... 5-28
5.6.5.1 Writing of Master Memory (FROM) and Memory (EPROM) ..... 5-28
5.7 How To Use IC Card Board (for FP10SH only) ..... 5-32
5.7.1 Overview of FP10SH IC Card Board ..... 5-32
5.7.2 Function of IC Card Board ..... 5-33
5.7.2.1 Comment Storage Function ..... 5-33
5.7.2.2 Precautions for Comment Storage ..... 5-34
5.7.2.3 Transfer Data from RAM to IC Memory Card ..... 5-34
5.7.2.4 Precautions for Data File Creation ..... 5-35
5.7.3 Precautions for IC Memory Card Operation ..... 5-36
5.7.3.1 Transfer Data From IC Memory Card To Built-in RAM ..... 5-37
Chapter 6 IC Memory Card
6.1 Overview of IC Memory Card ..... 6-3
6.2 Configuration of IC Memory Card ..... 6-6
6.2.1 Program Memory and Expansion Memory Areas ..... 6-6
6.2.2 IC Memory Card Formatting Procedures ..... 6-8
6.2.3 Procedure to Erase IC Memory Card ..... 6-9
6.2.4 Data Storage Capacity of IC Memory Card ..... 6-10
6.2.5 Managing IC Memory Card ..... 6-11
6.3 How To Use IC Memory Card ..... 6-13
6.3.1 For Use as Program Memory ..... 6-13
6.3.1.1 Writing the Program ..... 6-13
6.3.1.2 Reading the Program ..... 6-15
6.3.2 For Use as Expansion Memory ..... 6-19
6.3.2.1 Outline of Expansion Memory ..... 6-19
6.3.2.2 Configuration of Expansion Memory Area ..... 6-21
Chapter 7 Self-Diagnostic and Troubleshooting
7.1 Self-Diagnostic Function ..... 7-3
7.1.1 Status Indicator LEDs on CPU ..... 7-3
7.1.2 Operation When an Error Occurs ..... 7-4
7.1.2.1 Allowing Duplicated Output ..... 7-4
7.1.2.2 Continuing After An Operation Error ..... 7-4
7.2 Troublesooting ..... 7-5
7.2.1 If the ERROR LED Lights ..... 7-5
7.2.2 If the ALARM LED Lights ..... 7-7
7.2.3 If the LED (POWER) of Power Supply Unit Does Not Light ..... 7-7
7.2.4 If Outputting Does Not Occur as Desired ..... 7-8
7.2.5 If a Communication Error Appears When Using NPST-GR ..... 7-10
7.2.6 If a Protect Error Message Appears ..... 7-11
Chapter 8 Maintenance
8.1 Replacement of Spare Parts ..... 8-3
8.1.1 Replacement of Backup Battery ..... 8-3
8.1.1.1 Lifetime of Backup Battery ..... 8-3
8.1.1.2 Replacement Method of Battery ..... 8-4
8.1.2 Battery of IC Memory Card ..... 8-6
8.1.2.1 Battery Lifetime ..... 8-6
8.1.2.2 Replacement Method of Battery ..... 8-7
8.1.3 Replacement of Fuse for Power Supply Unit ..... 8-8
8.1.3.1 Replacement Method of Fuse ..... 8-8
8.1.4 Removable Terminal Block for Input and Output Units ..... 8-9
8.1.5 Replacement of Relay for Output Unit ..... 8-9
8.1.5.1 Replacement Method of Relay ..... 8-9
8.1.6 Replacement of Fuse for Output Unit ..... 8-11
8.1.6.1 Replacement Method of Fuse ..... 8-11
8.2 Preventive Maintenance ..... 8-12
Appendix A Performance Specifications
A. 1 FP10SH Performance Specifications ..... A - 3
A. 2 FP3 Performance Specifications ..... A - 6
Appendix B Table of System Registers
B. 1 System Registers ..... B - 3
B. 2 Content of System Register Settings ..... B - 6
B. 3 Table of System Registers (for FP3) ..... B - 10
B. 4 Table of System Registers (for FP10SH) ..... B - 16
B.4.1 Operation of DF Instruction Between MC and MCE Instructions ..... B - 22
Appendix C Table of Relays, Memory Areas and Constants
C. 1 Relays, Memory Areas and Constants for FP3 ..... C - 3
C. 2 Relays, Memory Areas and Constants for FP10SH ..... C - 5
C. 3 Relay Numbers ..... C-7
Appendix D Table of Special Internal Relays
Appendix E Table of Special Data Registers
Appendix F Table of Error Codes
F. 1 Confirmation of Error When the Error LED Turns ON ..... F-3
F.1.1 Confirmation Method ..... F - 3
F.1. 2 Self-Diagnostic Error ..... F - 3
F.1.3 Syntax Check Error ..... F - 4
F. 2 Table of Syntax Check Error ..... F - 5
F. 3 Table of Self-Diagnostic Error ..... F - 7
F. 4 Table of Communication Check Error ..... F-13
Appendix G Table of Instructions
G. 1 Table of Basic Instructions ..... G-3
G. 2 Table of High-Level Instructions ..... G - 16
Appendix H Table of Binary/Hexadecimal/BCD Expressions
Appendix I ASCII Codes
Index ..... i - 1
Record of changes ..... R-1

## Before You Start

Installation environment
Do not use the FP3/FP10SH unit where it will be exposed to the following:

- Direct sunlight, and ambient temperatures outside the rang of 0 to $55^{\circ} \mathrm{C} / 32$ to $131^{\circ} \mathrm{F}$.
- Ambient humidity outside the range of 30 to $85 \%$ RH and sudden temperature changes causing condensation.
- Inflammable or corresive gas.
- Excessive vibration or shock.
- Excessive airborne dust or metal particles.
- Water or oil in any from including spray or mist.
- Benzine, paint thinner, alcohol or other organic solvents or strong alkaline solutions such as ammonia or caustic soda.


## Static electricity

- In dry locations, excessive static electricity can cause problems. Before touching the unit, always touch a grounded piece of metal in order to discharge static electricity.

Cleaning

- Do not use thinner based cleaners because they deform the unit and fade the colors.

Before turning ON the power
When turning ON the power for the first time, be sure to take the precautions given below.

- Verify that the power supply wiring, I/O wiring, and power supply voltage are all correct.
- Sufficiiently tighten the installation screws and terminal screws.
- Set the mode selector to PROG. mode.
- Remove the dust proofing label, in order to let heat disperse.
- Open the cover on the CPU, and connect the connector for the backup battery. The connector is not connected when the CPU is shipped.


## Hardware compatibility between the two models

The FP3 and FP10SH share the same backplane and unit, but the following points should be checked if the type of CPU is changed.

- The internal current consumption varies depending on the CPU. See section 1.3.3, and check the total current consumption.
- With the FP10SH, there are some expansion cables which cannot be used. See section 2.3 to check which cables can be used.
- On the FP3, the programming tool port is an RS422 port (a 15-pin connector), and on the FP10SH, the port is an RS232C port (a 9-pin connector). The cables used for the two ports are different.


## Programming tools

When using the NPST-GR software:

- An adapter and cable are required to connect the FP3/FP10SH to a computer (* section 1.5.2).
- With the FP10SH, NPST-GR Ver. 4 or a subsequent version is required.

When using the handy-type FP programmer:

- With the FP3, use "FP Programmer II Ver. 2 (AFP1114V2).
- The FP programmer cable (AFP5520: 50cm/19.69 in. or AFP5523: $3 \mathrm{~m} / 9.84 \mathrm{ft}$.) is required to connect the FP3 and the FP programmer II Ver.2.

Note

## The FP Programmer II Ver. 2 cannot be used with the FP10SH.

## Precautions when using the FP10SH

When using the units listed below in combination with the FP10SH CPU, check the version and lot number of the unit.

| Type | Order <br> number | Version/Lot number |
| :--- | :--- | :--- |
| A/D converter unit <br> G type | AFP3402 <br> AFP3403 <br> AFP3405 | The unit can be used if the lot number is <br> 97***** or a subsequent number. <br> (Products manufactured in fiscal 1997 or <br> later) |
| A/D converter unit <br> I type | AFP3406 <br> AFP3407 <br> AFP3408 |  |
| Positioning unit <br> E type | AFP3431E <br> AFP3432E | The unit can be used if the version is Ver. <br> 1.5 or a subsequent version. |
| Computer communication <br> unit (C.C.U.) | AFP3462 | The unit can be used if the version is Ver. <br> 1.2 or a subsequent version. |

## Before entering a program

Be sure to perform a program clear operation before entering a program.

## When using NPST-GR

## Procedure:

1. Press the <CTRL> and <ESC> keys simultaneously to change to the online monitor screen.
2. Press the <ESC> key to display the [NPST MENU]. From this menu, select [CLEAR A PROGRAM] from [EDIT A PROGRAM] and press the <ENTER> key.
```
[CLEAR A PROGRAM]
    CLEAR [ PROG & I/O CMT / PROGRAM / I/O CMT ]
    SELECT WHAT YOU WANT TO CLEAR.
    F1: EXECUTE
```

3. When [CLEAR A PROGRAM] window appears, press the <F1> key.

When using FP programmer II Ver. 2
Press the keys on the FP programmer II Ver.2, as shown below.
\(A \begin{aligned} \& (-) <br>

\& O P\end{aligned} 0 \quad\)| ENT |
| :--- |
| $\begin{array}{c}\text { SHIFT } \\ \text { SC }\end{array}$ |
| $\begin{array}{c}\text { (DELT) } \\ \text { INST }\end{array}$ |

## Chapter 1

# Features and System Configuration 

1.1 General Features ..... $1-3$
1.2 Basic System Configuration ..... $1-6$
1.2.1 Basic Configuration and Number of Control I/O Points ..... $1-6$
1.2.2 Configuration and Number of Control I/O Points When Expanded ..... $1-8$
1.3 Unit Combinations ..... $1-10$
1.3.1 Unit Line-Up ..... 1-10
1.3.2 Restrictions on Unit Types ..... $1-12$
1.3.3 Limitations on Current Consumption ..... $1-15$
1.4 Expansion System Configuration ..... $1-20$
1.4.1 MEWNET-F (remote I/O) Configuration ..... $1-20$
1.4.2 MEWNET-TR System Configuration 1 ..... - 22
1.4.3 MEWNET-W System Configuration ..... 1-24
1.4.4 MEWNET-P Configuration ..... $1-26$
1.4.5 Computer Link Function ..... 1-28
1.4.6 Control by MODEM ..... $1-30$
1.5 Programming Tools ..... $1-32$
1.5.1 Tools Needed for Programming ..... $1-32$
1.5.1.1 Using NPST-GR Software for FP3 ..... $1-32$
1.5.1.2 Using NPST-GR Software for FP10SH ..... $1-33$
1.5.1.3 Using FP Programmer II Ver. 2 for FP3 Only ..... $1-33$
1.5.2 Table of Programming Tools ..... $1-34$
1.5.3 Tools Needed for ROM Writing of FP3 ..... $1-35$
1.5.3.1 When Creating a ROM With a Commercially Available ROM Writer, Through a Master Memory (EEPROM) . . . . . 1 - 35
1.5.3.2 When Creating a ROM With NPST-GR Software and a Commercially Available ROM Writer ..... $1-36$
1.5.4 Tools Needed for ROM Writing of FP10SH ..... $1-37$
1.5.4.1 When Creating a ROM With a Commercially Available ROM Writer, Through a Master Memory (FROM) ..... $1-37$
1.5.4.2 When Creating a ROM With NPST-GR Software and a Commercially Available ROM Writer ..... $1-38$

### 1.1 General Features

Exclusive RISC (Reduced instruction set computer) processor for high speed processing.

- Basic sequence instructions: 40 ns
- Timer, counter instructions: 280 ns
- Data transfer instructions: 80 ns
- Addition/subtraction instructions: 240 ns


## Scan time of $1 \mathbf{m s}$ (for 10 k steps)

The time required for one scan is greatly reduced by paralleling the calculation and transmission processes.

## Large program memory with a maximum of 120 k steps

CPU with an internal RAM capacity of 30 k steps. With the addition of the FP10SH optional expansion memory unit of 30 k (or 90 k ) steps, a programming capacity of up to 60 k (or 120 k ) steps can be obtained.

## Expansion memory unit



## Transmission port with 115 kbps capability

Greatly increased transmission speed means the program upload and download processing speeds are also greatly increased.

## Functions demanded from larger modules are added

- 1 ms unit timer added.
- Real number calculations (trigonometric functions, exponents, logarithms, square roots, etc.)
- Index modifier functions (224 words with bit modifier is also possible)


### 1.1 General Features

## ROM and IC memory card available for optional memory

- Program memory can be converted to ROM (with use of optional ROM operation board).
- Supports the use of IC memory cards for use as program memory or expansion data memory (with use of optional IC memory card board).

ROM operation board IC memory card board


## CPU comes standard with RS232C port

Hardware and software designed with considerations for expansion
With few restrictions when using units in combinations, up to 512 points are possible with an 8-slot master backplane and 64-point units, and this is expandable to up to 1,536 points with additional backplanes (up to 2,048 with the FP10SH). Remodeling and expansion of the equipment is also supported for greater flexibility.


## Common programming software (NPST-GR software)

Our FP series also supports the same programming software to allow you to make use of the same programs used with the smaller programmable controllers.

## Copious selection of units

- Input units (16 points, 32 points, 64 points)
- Output units (16 points, 32 points, 64 points)
- I/O units (3 types)
- Remote I/O-related units (2 types)
- Analog I/O units (7 types)
- Serial data controller units (2 types)
- Positioning control units (4 types)
- Interrupt control unit (1 type)
- Link system-related units (5 types)


## Standard modem initialization function

A modem can be connected to the CPU for use with program maintenance systems and remote monitoring and observation systems over normal phone lines.

## Expandable over existing networks

Besides MEWNET-F (remote I/O) systems, the units can be networked between programmable controllers and computers. Units with Ethernet capabilities (ET-LAN units) are also available.
Comparison of processing speed and memory capacity

| Item |  | FP10SH |  | FP3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AFP6221V3 | AFP6211V3 | AFP3220C-F | $\begin{aligned} & \text { AFP3210C-F } \\ & \text { AFP3211C-F } \end{aligned}$ |
| Processing speed (per an instruction) | Sequence instruction | $0.04 \mu \mathrm{~s}$ | $0.1 \mu \mathrm{~s}$ | $0.5 \mu \mathrm{~s}$ |  |
|  | Timer instruction | 0.28 us | $0.7 \mu \mathrm{~s}$ | $2.0 \mu \mathrm{~s}$ |  |
|  | High-level instruction | from $0.08 \mu \mathrm{~s}$ | from $0.2 \mu \mathrm{~s}$ | from dozens of speed $\mu \mathrm{s}$ |  |
| Program capacity |  | 30 k steps (expanded up to 120 k steps) |  | 16 k steps | 10 k steps |
| External input relays (X) |  | 8,192 points |  | 2,048 points |  |
| External output relays (Y) |  | 8,192 points |  | 2,048 points |  |
| Internal relays (R) |  | 14,192 points |  | 1,568 points |  |
| Data registers (DT) |  | 10,240 words |  | 2,048 words |  |
| File registers (FL) |  | 32,765 words |  | 22,525 words to 0 word |  |
| Link relays (L) |  | 10,240 points |  | 1,024 points $\times 2$ |  |
| Link data registers (LD) |  | 8,448 words |  | 128 words $\times 2$ |  |

### 1.2 Basic System Configuration

### 1.2.1 Basic Configuration and Number of Control I/O Points

| Item | Master backplane |
| :---: | :---: |
| \| 3-slot type | 48 I/O points: using three 16 -point I/O units 96 I/O points: using three 32-point I/O units 192 I/O points: using three 64-point I/O units |
| 5-slot type | 80 I/O points: using 16-point five I/O units 160 I/O points: using 32-point five I/O units 320 I/O points: using 64-point five I/O units |
| 8-slot type | 128 I/O points: using eight 16 -point I/O units 256 I/O points: using eight 32-point I/O units 512 I/O points: using eight 64-point I/O units |


| Item | Expansion backplane |
| :---: | :---: |
| $\begin{array}{\|l\|l\|l\|l\|} \hline \text { 3-slot } \\ \text { type } \end{array}$ | 48 I/O points: using three 16-point I/O units 96 I/O points: using three 32-point I/O units 192 I/O points: using three 64-point I/O units |
| 5-slot type | 80 I/O points: using five 16 -point I/O units 160 I/O points: using five 32-point I/O units 320 I/O points: using five 64-point I/O units |
| 8-slot type | 128 I/O points: using eight 16-point I/O units 256 I/O points: using eight 32-point I/O units 512 I/O points: using eight 64-point I/O units <br> Power supply unit |

The I/O units, intelligent units, power supply unit and backplane can be commonly used for the FP3 and the FP10SH.
Although most of the $\mathrm{I} / \mathrm{O}$ units and intelligent units can be combined freely in the layout, you should check the following points when selecting your units:

- the restrictions on unit types (* section 1.3.2).
- the limitations on current consumption (* section 1.3.3).

The mounting position for the I/O units on each backplane are free and the I/O can be assigned using NPST-GR, so system design and specifications changes are easily supported.
The master and expansion backplanes are available in three types: 3 -slot, 5 -slot and 8 -slot.
The number of I/O points controllable for one backplane for 16-point, 32-point, and 64-point I/O units as shown below.

| Backplane type | Using 16-point <br> I/O units | Using 32-point <br> I/O units | Using 64-point <br> I/O units |
| :--- | :--- | :--- | :--- |
| 3-slot | 48 points | 96 points | 192 points |
| 5-slot | 80 points | 160 points | 320 points |
| 8-slot | 128 points | 256 points | 512 points |

### 1.2.2 Configuration and Number of Control I/O Points When Expanded



Both master and expansion backplanes can be connected in any combination between $3-$, 5 - and 8 -slot types.

Up to two (for the FP3) or three (for the FP10SH) expansion backplanes can be connected to a master backplane.
When using 64-point units attached to 8 -slot backplanes, up to the following number of points become controllable.

## FP3

| Master backplane | Expansion backplane | Expansion backplane |
| :---: | :---: | :---: |
| 512 points +512 points +512 points $=$ total 1,536 points |  |  |

## FP10SH

| Master backplane | Expansion backplane | Expansion backplane | Expansion backplane |
| :---: | :---: | :---: | :---: |
| 512 points +512 points +512 points +512 points $=$ total 2,048 points |  |  |  |

For limitation on expansion of the expansion cable, refer to section 2.3.

Further expansion of I/O points is possible with remote I/O systems.
With remote I/O system, the number of control I/O points can be expanded as shown below.

| Type of CPU | When expanded | When using remote I/O system |
| :--- | :--- | :--- |
| FP3 | Up to 1,536 points | Up to 2,048 points |
| FP10SH | Up to 2,048 points | Up to 8,192 points |

When the I/O equipments are dispersed or when you want to make the control panel compact; use of remote I/O is recommended for I/O point expansion.
The use of expansion backplanes are recommended when the I/O equipments are gathered in a small area or a high response speed is required.

Remote I/O system are available in two types: the MEWNET-F for large-scale network and MEWNET-TR for small-scale network.

## Note

For more information regarding the MEWNET-F and MEWNETTR, refer to their manuals.

### 1.3 Unit Combinations

### 1.3.1 Unit Line-Up




### 1.3.2 Restrictions on Unit Types

Combination of FP3/FP10SH units (A: Available, N/A: Not available)


[^0](*): A power supply dummy unit may be used to omit the power supply unit (* section 2.7).


- (*1): Interrupt function is available on high-speed counter and pulse output units when the total number of units is 8 or less.
- (*2): Up to 3 units in all -MEWNET-W link unit, MEWNET-P link unit, C-NET link unit and computer communication unit (Up to 5 units in all if the CPU is the FP10SH). Up to 2 units in all-MEWNET-W and MEWNET-P- for PC link function.
- (*3): When using the FP10SH, the computer communication unit Ver. 1.2 or later is required.
- (*4): When using the FP10SH, units producted in 1997 or later are required for I and G types (lot No. of $97^{* * * *}$ or later).
- (*5): The interrupt function is not available when a remote I/O slave unit is connected.
- (*6): When using the FP10SH, the positioning unit E-type Ver. 1.5 or later is required.
- (*7): When using the FP10SH, the MEWNET-TR transmitter master unit Ver.1.1 or later is required.


### 1.3.3 Limitations on Current Consumption



## Internal supply power (5 V DC)

The 5 V DC power used for driving the internal circuit of each unit is supplied from the power supply unit through the internal bus of the backplane.

## External supply power (24 V DC)

The 24 V DC power supply used as the input power supply of the input units and the output circuit driving power of the output units are supplied from the external terminal of each unit.
For 24 V power supply, the service power supply of the power supply unit or a commercial available power supply equipment is used.

Do not connect the service power supply of the power supply unit and the 24 V power supply of commercial available power supply equipment in parallel.

## Combination of units

The current consumed by each unit is shown in the following pages.
Give consideration to the combination of units so that the rated capacity of 5 V DC and 24 V DC power supplies should not exceeded.
<Example of current consumption calculation>
The table below shows the combination of typical units on a 8 -slot type backplane.

| Type | Number of <br> units and <br> backplane <br> used | Current <br> consumption <br> at 5 V DC (mA) | Current <br> consumption <br> at 24 V DC <br> $(\mathrm{mA})$ |
| :--- | :---: | :--- | :--- |
| FP3 CPU (AFP3211C-F) | $\mathbf{1}$ | 250 | - |
| Master backplane (AFP3502-F) | $\mathbf{1}$ | 100 | - |
| Input unit (32-point) (AFP33024-F) | $\mathbf{2}$ | $240(120 \times 2)$ | $512(8 \times 32 \times 2)$ |
| Output unit (32-point) (AFP33484-F) | $\mathbf{4}$ | $640(160 \times 4)$ | $384(3 \times 32 \times 4)$ |
| MEWNET-W link unit (AFP3720) | $\mathbf{1}$ | 350 | - |
| Computer communication unit <br> (AFP3462) | $\mathbf{1}$ | 100 | - |
| FP programmer II Ver.2 (AFP1114V2) | $\mathbf{1}$ | 130 | - |
| Total current consumption |  | $\mathbf{1 , 8 1 0 ~ m A}$ | $\mathbf{8 9 6} \mathbf{~ m A}$ |

The current consumption at 24 V DC is calculated on the assumption that the number of ON points of input/output unit is at maximum.
The load current for the output units is not included.

Table of current consumption at 5 V DC

| Type | Order <br> number | Current <br> consumption <br> at 5 V DC (mA) |  |
| :--- | :--- | :--- | :--- |
| FP3 CPU |  | AFP3210C-F | 250 |
|  | AFP3211C-F | 250 |  |
|  | AFP3220C-F | 250 |  |
| FP10SH CPU | AFP6211V3 | 700 |  |
|  | Exapnsion memory unit | AFP6221V3 | 800 |
|  | ROM operation board | AFP6204 | 30 |
|  | IC memory card board | AFP6205 | 30 |
| Master backplane | AFP6208 | 100 |  |

$\sqrt{3}$ next page

| Type |  |  |  | Order number | Current consumption at 5 V DC (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Expansion backplane |  |  | 3-slot type | AFP3506-F | 100 |
|  |  |  | 5-slot type | AFP3503-F | 100 |
|  |  |  | 8-slot type | AFP3504-F | 100 |
| Input unit | DC input | 16-point, terminal | 12 to 24 V DC | AFP33023-F | 60 |
|  |  | 32-point, | 5 V DC | AFP33014-F | 120 |
|  |  |  | 12 to 24 V DC | AFP33024-F | 120 |
|  |  | 64-point, | 12 to 24 V DC | AFP33027-F | 230 |
|  |  |  |  | AFP33028-F | 230 |
|  |  |  | 24 V DC | AFP33068-F | 230 |
|  |  |  | 5 V DC | AFP33017-F | 230 |
|  | AC input | 8-point, | 100 to 120 V AC | AFP33041 | 60 |
|  |  |  | 200 to 240 V AC | AFP33051 | 60 |
|  |  | 16-point, | 100 to 120 V AC | AFP33043 | 60 |
|  |  | terminal | 200 to 240 V AC | AFP33053 | 60 |
| Output unit | Relay output type | 16-point, terminal |  | AFP33203-F | 150 |
|  |  |  |  | AFP33103-F | 150 |
|  | Transistor output | 16-point, terminal | NPN open collector | AFP33483-F | 100 |
|  |  |  | PNP open collector | AFP33583-F | 120 |
|  |  | 32-point, connector | NPN open collector | AFP33484-F | 160 |
|  |  |  | PNP open collector | AFP33584-F | 160 |
|  |  | 64-point connector | NPN open collector | AFP33487-F | 250 |
|  |  |  | PNP open collector | AFP33587-F | 250 |
|  | Triac output | 16-point, terminal |  | AFP33703 | 200 |
| 1/O mixed unit | DC input/relay output type | 16-point, terminal (I: 8/0:8) | 12 to 24 V DC | AFP33223-F | 150 |
|  | DC input/ transistor output type | 64-point, (I: 32/0:32) connector | 12 to 24 V DC NPN open collector | AFP33428-F | 230 |
|  |  |  | 12 to 24 V DC PNP open collector | AFP33528-F | 230 |
| A/D converter unit | 4-channel, Non-insulated |  |  | AFP3400 | 500 |
|  | G-type (8-channel, non-insulated) |  |  | AFP3402 | 400 |
|  |  |  |  | AFP3403 | 400 |
|  |  |  |  | AFP3405 | 400 |
|  | I-type (8-channel, insulated) |  |  | AFP3406 | 400 |
|  |  |  |  | AFP3407 | 400 |
|  |  |  |  | AFP3408 | 400 |

next page
1.3 Unit Combinations

| Type |  |  |  | Order number | Current consumption at 5 V DC (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D/A converter unit | 2-channel (non-insulated) |  |  | AFP3410 | 700 |
|  |  |  |  | AFP3411 | 700 |
|  | I-type (insulated) | 2-channel |  | AFP3412 | 600 |
|  |  |  |  | AFP3413 | 600 |
|  |  |  |  | AFP3416 | 600 |
|  |  |  |  | AFP3417 | 600 |
|  |  | 4-channel |  | AFP3414 | 1,000 |
|  |  |  |  | AFP3415 | 1,000 |
|  |  |  |  | AFP3418 | 1,000 |
|  |  |  |  | AFP3419 | 1,000 |
| Thermocouple input unit |  |  |  | AFP3420 | 500 |
| R.T.D. input unit |  |  |  | AFP3421 | 500 |
| Serial data unit |  |  |  | AFP3460 | 100 |
| Data process unit |  |  |  | AFP3461 | 300 |
| High-speed counter unit |  | 1-channel type |  | AFP3621 | 150 |
|  |  | 2-channel type |  | AFP3622 | 220 |
| Pulse output unit |  |  |  | AFP3480 | 150 |
| Positioning unit E-type |  | Transistor output type | 1-axis type | AFP3431E | 250 |
|  |  | 2-axis type | AFP3432E | 250 |
| Positioning unit F-type |  |  | Transistor output type | 1-axis type | AFP3431 | 350 |
|  |  | 2-axis type |  | AFP3432 | 400 |
|  |  | Line-driver output type | 1-axis type | AFP3434 | 350 |
|  |  | 2-axis type | AFP3435 | 350 |
|  |  | 3-axis type | AFP3436 | 400 |
| Interrupt unit |  |  |  | AFP3452 | 100 |
| MEWNET-TR master unit |  |  |  | AFP3750 | 150 |
| MEWNET-F | master unit |  |  | AFP3742 | 450 |
|  | slave unit |  |  | AFP3743 | 400 |
| MEWNET-W link unit |  |  |  | AFP3720 | 350 |
| MEWNET-P link unit |  |  |  | AFP3710 | 320 |
| ET-LAN link unit |  |  |  | AFP3790 | 470 |
| C-NET link unit |  |  |  | AFP3463 | 350 |
| Computer communication unit (C.C.U.) |  |  |  | AFP3462 | 100 |
| Expansion data memory unit |  |  |  | AFP32091 | 50 |
|  |  |  |  | AFP32092 | 50 |
| FP programmer II Ver. 2 |  |  |  | AFP1114V2 | 130 |
| Teaching unit II |  |  |  | AFP5134 | 350 |

Table of current consumption at 24 V DC

| Type |  |  |  | Order number | Current consumption at 24 V DC (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input unit | DC input (12 to 24 V DC) | 16-point, terminal |  | AFP33023-F | $8 \times \mathrm{n}$ |
|  |  | 32-point, connector |  | AFP33024-F | $8 \times \mathrm{n}$ |
|  |  | 64-point, connector |  | AFP33027-F | $6 \times \mathrm{n}$ |
|  |  |  |  | AFP33028-F | $6 \times \mathrm{n}$ |
|  | DC input (24 V DC) | 64-point, connector |  | AFP33068-F | $3.5 \times \mathrm{n}$ |
| Output unit | Relay output type | 16-point, terminal |  | AFP33203-F | $10 \times n$ |
|  |  |  |  | AFP33103-F | $10 \times \mathrm{n}$ |
|  | Transistor output | 16-point, terminal | NPN open collector | AFP33483-F | $6 \times \mathrm{n}$ |
|  |  |  | PNP open collector | AFP33583-F | $6 \times n$ |
|  |  | 32-point, connector | NPN open collector | AFP33484-F | $3 \times n$ |
|  |  |  | PNP open collector | AFP33584-F | $3 \times n$ |
|  |  | 64-point connector | NPN open collector | AFP33487-F | $3 \times n$ |
|  |  |  | PNP open collector | AFP33587-F | $3 \times n$ |

Notes

- " n " expresses the number of inputs or outputs that are ON.
- The input unit displays the current flowing to the internal circuit. The other units display the current value required to drive the internal circuit. This value does not include the load current of the output unit.

Table of output current value of power supply unit

| Power supply unit | Order number | Rated output current (mA) |  |
| :--- | :--- | :--- | :--- |
|  |  | at 5 V DC | at 24 V DC |
| $\mathbf{1 0 0}$ V/200 V AC type | AFP3631 | 2,400 | 800 |
|  | AFP3638 | $7,000(*$ Note 1) | - |
|  |  | $9,000(*$ Note 2) | - |
| 242,400 | - |  |  |

Notes

- (*1): At ambient temperature $55^{\circ} \mathrm{C} / 131.0^{\circ} \mathrm{F}$ or less
- (*2): At ambient temperature $45{ }^{\circ} \mathrm{C} / 113.0^{\circ} \mathrm{F}$ or less


### 1.4 Expansion System Configuration

### 1.4.1 MEWNET-F (remote I/O) Configuration

The MEWNET-F system is a distributed I/O system which uses two-core cable to connect differently located input and output equipments.
The operation box can be installed in one location and used to control I/O equipment in another locations. This system is ideal for network operations when the I/O units are distributed in various places.
The MEWNET-F master unit serve as the master station.
Up to 4 wiring paths from the master station can be arranged to layout of slave stations in a flexible way.
For more information regarding the MEWNET-F configuration, refer to the FP3/FP5 MEWNET-F manual.


| Item | Description |
| :--- | :--- |
| Communication method | two-line, half-duplex transmission |
| Synchronization method | start-stop synchronous system |
| Communication path | two-core cable <br> (VCTF: $0.75 \mathrm{~mm} 2 \times 2 \mathrm{C}$ or twisted-pair cable) |
| Transmission distance <br> (* Note 1) | total distance: <br> max. $400 \mathrm{~m} / 1,312.34 \mathrm{ft}$. per port (using VCTF cable) <br> max. $700 \mathrm{~m} / 2,296.59 \mathrm{ft}$. per port (using twisted-pair <br> cable) |
| Transmission speed <br> (Baud rate) | 0.5 Mbps |
| Number of slave stations <br> (* Note 2) | max. 32 stations per one master unit |
| Controllable I/O points | max. 2,048 points per a FP3 CPU <br> max. 8,192 points per a FP10SH CPU |
| Interface | conforming to RS485 |
| Transmission error check | CRC (Cyclic Redundancy Check) method |

Notes

- (*1): When using slave stations with conventional products (AFP87442, AFP3741, and AFP5741) on the same network, the maximum distance for transmissions is 200 m/ 656.168 ft . with VCTF cable and $300 \mathrm{~m} / 984.252 \mathrm{ft}$. with twisted-pair cable.
- (*2): The number of controllable slave stations will differ depending on the type of slave station.


### 1.4.2 MEWNET-TR System Configuration

This network system allows control with reduced cabling between the FP3 or FP10SH CPU and input/output units.
By connecting the exclusive I/O terminal block, you can control the input and output from the I/O terminal block (remote I/O control function).
Allows the connection of two CPUs for the exchange of input/output information (I/O link function).
Equipped with a sefety function for selecting the operation status (operation stop mode or operation continue mode) when a communication error occurs.
For more information regarding the MEWNET-TR configuration, refer to the MEWNET-TR manual.

Remote I/O control function


## I/O link function



| Item | Description |
| :--- | :--- |
| Communication method | two-lines, half-duplex transmission |
| Synchronization method | start-stop synchronous system |
| Communication path | two-core cable |
| Transmission distance | $\max .400 \mathrm{~m} / 1,312.34 \mathrm{ft}$. (using VCTF cable: $0.75 \mathrm{~mm}^{2} \times 2 \mathrm{C}$ ) <br> max. $700 \mathrm{~m} / 2,296.59 \mathrm{ft}$. (using twisted-pair cable) |
| Transmission speed <br> (Baud rate) | 0.5 Mbps |
| Controllable I/O points | max. 2,048 points per a FP3 CPU <br> max. 8,192 points per a FP10SH CPU |
| Number of slave stations | max. 32 stations (* Note) |
| Controllable I/O points | max. 128 inputs and 128 outputs per a master unit |
| Interface | conforming to RS485 |
| Transmission error check | self-diagnosis data checking method |

## Note

The number of controllable slave stations will differ depending on the type of slave station.

### 1.4.3 MEWNET-W System Configuration

The MEWNET-W system is a link system which enables economical connections between programmable controllers using a twisted-pair cables.
Information can be send and received between programmable controllers in units of bits or words.
Available functions include a PC link function which enables transfer of contact (ON/OFF) and register information, and a data transfer function which selects the source and destination for information transfer using program.
This network is recommended for an economical link between programmable controllers such as an input/output information transfer between devices.
For more information regarding the MEWNET-W system, refer to the MEWNET-W manual.


## PC link function

The internal link relays (L) and data link registers (LD) are installed to share data (contact and register information) among the programmable controllers that are connected in an MEWNET network.

## Data transfer function

With the F145 (SEND)/P145 (PSEND) and F146 (RECV)/P146 (PRECV) instructions to send and receive data, you can specify the format (bit or word) and length of the data to be sent and received, and appoint a destination station or an address. It is easy to share data among the programmable controllers on the network. The remote stations do not need a send/receive program.

| Item | Description |
| :--- | :--- |
| Communication method | token bus |
| Transmission method | baseband transmission |
| Communication path | twisted-pair cable |
| Transmission distance | total length: $800 \mathrm{~m} / 2,625 \mathrm{ft}$. |
| Transmission speed <br> (Baud rate) | 0.5 Mbps |
| Functions/number of <br> stations | PC link function: max. 16 stations <br> data transfer function: max. 32 stations |
| PC link capacity per one <br> unit | link relay: 1,024 points <br> link register: 128 words |
| Other functions | remote programming |
| Interface | conforming to RS485 |
| R.A.S. function | hardware self-diagnostic function |

### 1.4.4 MEWNET-P Configuration

The MEWNET-P (Optical) system links between programmable controllers and between programmable controller and computers with optical fiber cables.
The system provides five functions: PC link, computer link, data transfer, remote programming and computer-to-computer communication functions.
Since it possesses loop-back functions and other RAS functions for measures against malfunctions, observation devices for monitoring the link system are unnecessary. With the use of the optical fiber cables, a highly reliable system with minimal noise interference can be constructed.

This network is recommended for medium-sized computer link system.
For more information regarding the MEWNET-P system, refer to the MEWNET-P manual.


## PC link function

The internal link relays (L) and data link registers (LD) are installed to share data (contact and register information) among the programmable controllers that are connected in an MEWNET network.

## Computer link function

The host computer sends commands to the programmable controllers on network and writes and reads the input/output information of relays as well as the data register information. The communication programs are unnecessary on the programmable controller side.

## Data transfer function

With the F145 (SEND)/P145 (PSEND) and F146 (RECV)/P146 (PRECV) instructions to send and receive data, you can specify the format (bit or word) and length of the data to be sent and received, and appoint a destination station or an address. It is easy to share data among the programmable controllers on the network. The remote stations do not need a send/receive program.

| Item | Description |
| :--- | :--- |
| Communication method | token ring |
| Transmission method | baseband transmission |
| Communication path | two-core optical fiber cable |
| Transmission distance | between stations: $800 \mathrm{~m} / 2,642 \mathrm{ft}$. <br> total distance: $10 \mathrm{~km} / 32,808 \mathrm{ft}$. |
| Transmission speed <br> (Baud rate) | 375 kbps |
| Functions/number of <br> stations | PC link function: max. 16 stations <br> computer link function: max. 63 stations <br> data transfer function: max. 63 stations |
| PC link capacity per one <br> unit | link relay: 1,024 points <br> link register: 128 words |
| Other functions | remote programming <br> computer-to-computer communication |
| R.A.S. function | loop automatic return function <br> node bypass function <br> self-diagnosis function <br> (hardware and transmission system test) |

1.4 Expansion System Configuration

### 1.4.5 Computer Link Function

The FP3 can be connected to the computer as an addition to the computer communication unit (C.C.U.). Since a RS232C port comes standard on the CPU for the FP10SH, direct connection to and communication with the computer can be achieved without the addition of any intelligent units.
Using a host computer program, the relay conditions and register contents of the CPU can be read and written.

The host computer program are created in BASIC, or other languages, based on the dedicated protocol (MEWTOCOL-COM).
With communications from a host computer, communication programs are unnecessary on the CPU side.
For more information regarding the computer link function, refer to the C-NET link unit manual.

## 1:1 communication

(One computer to one FP3/FP10SH communication)

When using the RS232C port of FP10SH CPU


When using the RS232C port of C.C.U.


## 1:N communication

(One computer to multiple FP3/FP10SH communication)


A max. of 32 stations can be connected.

| Item | Description |  |
| :--- | :--- | :--- |
|  | 1:1 communication | 1:N communication |
| Communication method | full duplex | two wire system, half duplex |
| Synchronization method | start-stop synchronous system |  |
| Communication path | RS232C cable | two-core cable <br> (VCTF $0.75 ~ \mathrm{~mm}$ |
| Transmission distance | max. $15 \mathrm{~m} / 49.2 \mathrm{ft}$. | max. $1200 \mathrm{~m} / 3,937 \mathrm{ft}$. |
| Transmission speed <br> (Baud rate) | $300 \mathrm{bps} / 600 \mathrm{bps} / 1200 \mathrm{bps} / 2400 \mathrm{bps} / 4800 \mathrm{bps} / 9600 \mathrm{bps} /$ <br> $19200 \mathrm{bps}(* \mathrm{Note} \mathrm{1}, \mathrm{2)}$ |  |
| Transmission code | ASCII |  |
| Transmission format | stop bit: 1 bit/2 bits $*$ * Note 3) <br> parity check: none/even/odd <br> character bits: 7 bits/8 bits |  |

## Notes

- Set the transmission speed, transmission format and unit number with the internal switches of the CPU.
- (*1): When using the tool port with 1:N communication with the FP3, the transmission speed is $9,600 / 19,200 \mathrm{bps}$.
- (*2): With the FP10SH, the transmission speed can be selected from the following: 1,200; 2,400; 4,800; 9,600; 19,200; 38,400; 57,600; and 115,200 bps (however, 38,400 bps and higher can only be used for distances of $3 \mathrm{~m} /$ 9.84 ft . or less).
- (*3): When using the tool port with $1: \mathrm{N}$ communication with the FP3, the transmission format is stop bit: 1 bit, odd parity, and character bits of 8 bits.
1.4 Expansion System Configuration


### 1.4.6 Control by MODEM

FP3/FP10SH can be connected to MODEM for programming or computer linking over long distances by using public telephone lines.
When the power supply is turned ON, it will verify whether a MODEM is connected, and, if a MODEM is, it will automatically transmit the AT command to set the MODEM for automatic reception.
Since the reading and writing of the relay conditions and register contents of the programmable controller can be performed from the host computer, this function is applicable for remote monitoring systems.
When using the tool port, you can use NPST-GR software and perform reading and writing of the programmable controller program and maintenance operations.
When using the COM port (RS232C), transmission from the programmable controller side can also be programmed.

## 1:1 communication

Connections to a MODEM can be made using either the RS232C port or the RS422 port.

When using FP10SH COM. port (RS232C)


When using FP3 CPU tool port (RS422)


## 1:N communication

Using the C-NET adapter enables
MODEMs to be connected for multiple FP3/FP10SH.


Two-core cables (RS485):
(VCTF $0.75 \times 2 \mathrm{C}$ )


A max. of 32 stations can be connected.


## Note

Set the transmission speed and transmission format using the internal switches of the CPU.

### 1.5 Programming Tools

### 1.5.1 Tools Needed for Programming

### 1.5.1.1 Using NPST-GR Software for FP3

## Necessary tools


(1) NPST-GR software

This is a program editing and debugging software package that can be used with all programmable controllers in the FP series.
(2) RS422/232C adapter (AFP8550)

Adapter needed for connection between the FP3 CPU and the computer.
(3) FP PC cable

Cable needed for connection between the tool port (RS422) of FP3 CPU and connector of RS422/232C adapter.
AFP5520 ( $50 \mathrm{~cm} / 19.69 \mathrm{in}$.)
AFP5523 (3 m/9.84 ft.)
For the following, use commercially available products.
(4) Commercially available PC
(IBM PC-AT or 100 \% compatible machine)
(5) Commercially available RS232C cable

### 1.5.1.2 Using NPST-GR Software for FP10SH

## Necessary tools


(1) NPST-GR software

This is a program editing and debugging software package that can be used with all programmable controllers in the FP series.
(2) FP PC cable (AFB85853)

Cable needed for connection between the FP10SH CPU and the computer.
(3) Commercially available PC (IBM PC-AT or $100 \%$ compatible machine)

### 1.5.1.3 Using FP Programmer II Ver. 2 for FP3 Only

## Necessary tools


(1) FP Programmer II Ver. 2

Handheld programming device (AFP1114V2)
(2) FP peripheral cable

Cable needed for connection between the FP3 and the FP programmer II.
AFP5520 ( $50 \mathrm{~cm} / 19.69 \mathrm{in}$.)
AFP5523 (3 m/9.84 ft.)

## Note

The FP programmer II Ver. 2 does not support functions exclusive for FP10SH, such as operands and instructions newly added to the FP10SH. Therefore, we recommend you use NPST-GR software Ver. 4 for controlling FP10SH.
1.5 Programming Tools

### 1.5.2 Table of Programming Tools

| Type |  | Description | Order |
| :---: | :---: | :---: | :---: |
| PC software | NPST-GR software Ver. 4 | Program editing software for use with commercially available computers. (System required: IBM PC-AT or $100 \%$ compatible with 800 KB or more free EMS, 4 MB or more hard disk space, MS-DOS Ver. 6.2 or later, and EGA or VGA display mode) | AFP266541 |
|  | FP PC cable for FP10SH | Cable needed for connection between the tool port (RS232C) of FP10SH CPU and 9 pins connector of computer (IBM PC/AT or 100\% compatible). | $\begin{aligned} & \text { AFB85853 } \\ & \text { (3 m/9.84 ft.) } \end{aligned}$ |
|  | FP PC cable for FP3 | Cable needed for connection between the tool port (RS422) of FP3 CPU and 15 pins connector of RS422/232C adapter. | AFP5520 <br> ( $50 \mathrm{~cm} /$ <br> 19.69 in.) <br> AFP5523 <br> ( $3 \mathrm{~m} / 9.84 \mathrm{ft}$.) |
|  | RS422/232C adapter | Adapter needed for connection between the FP3 CPU and the computer. | AFP8550 |
| Programmer | FP programmer II Ver. 2 | Handheld programming device for FP3. | AFP1114V2 |
|  | FP peripheral cable | Cable needed for connection between the tool port of FP3 and the FP programmer II's communication port. | AFP5520 <br> ( $50 \mathrm{~cm} /$ <br> 19.69 in.) <br> AFP5523 <br> ( $3 \mathrm{~m} / 9.84 \mathrm{ft}$.) |

## Note

When connecting to a computer (IBM PC/AT or 100\% compatible), use a commercially available 9-pin/25-pin adapter.

### 1.5.3 Tools Needed for ROM Writing of FP3

The memory (AFP5202) is an EPROM, and is used to store programs and carry out ROM operations. A commercially available ROM writer is necessary in order to write data.
The master memory (AFP5206) is an EEPROM, and is used to copy programs. When installed in the FP3 CPU, the contents of the internal RAM of the FP3 CPU (supported by FP3 CPU Ver. 4.4 or later) can be copied.

### 1.5.3.1 When Creating a ROM With a Commercially Available ROM Writer, Through a Master Memory (EEPROM)

## Necessary tools


(1) FP programmer II Ver. 2 and FP peripheral cable (* section 1.5.1.3)
(2) Master memory (AFP5206)
(uPD28C256CZ-20, X28C256PI-20 or equivalent)
(3) Memory (AFP5202)
(M5M27C256AK-12 or equivalent)
(4) Commercially available ROM writer

A ROM writer that can be used with memory (2) or (3) (27C256 or 28C256 type).

### 1.5.3.2 When Creating a ROM With NPST-GR Software and a Commercially Available ROM Writer

Necessary tools

(1) PC and NPST-GR software (* section 1.5.1.1)
(2) Memory (AFP5202)
(M5M27C256AK-12 or equivalent)
(3) Commercially available ROM writer

A ROM writer that can be used with memory (2) (27C256 type).
(4) Commercially available centronics cable or commercially available RS232C cable
Use a cable that conforms with the specifications of the ROM writer.

### 1.5.4 Tools Needed for ROM Writing of FP10SH

The memory (AFP5209) is an EPROM, and is used to store programs and carry out ROM operations. A commercially available ROM writer is necessary in order to write data.
The master memory (AFP5208) is a FROM, and is used to copy programs. When installed in the FP10SH CPU, the contents of the internal RAM of the FP10SH CPU (supported by FP10SH CPU Ver. 2 or later) can be copied.

### 1.5.4.1 When Creating a ROM With a Commercially Available ROM Writer, Through a Master Memory (FROM)

## Necessary tools


(1) PC, NPST-GR software and cable (* section 1.5.1.2)
(2) ROM operation board (AFP6208)
(3) Master memory (AFP5208)
(SST-29EE020-150-4C-PH or equivalent)
(4) Memory (AFP5209)
(M27C2001-150F1 or equivalent)
(5) Commercially available ROM writer

A ROM writer that can be used with memory (4) (27C2001 type).

### 1.5.4.2 When Creating a ROM With NPST-GR Software and a Commercially Available ROM Writer

## Necessary tools


(1) PC and NPST-GR software (* section 1.5.1.2)
(2) Memory (AFP5209) (M27C2001-150F1 or equivalent)
(3) Commercially available ROM writer

A ROM writer that can be used with memory (2) (27C2001 type).
(4) Commercially available centronics cable or commercially available RS232C cable
Use a cable that conforms with the specifications of the ROM writer.

## Chapter 2

## Parts and Its Specifications

2.1 Specifications ..... $2-3$
2.1.1 FP3/FP10SH General Specifications ..... $2-3$
2.1.2 Dimensions ..... 2-3
2.1.3 FP3 Performance Specifications ..... 2-4
2.1.4 FP10SH Performance Specifications ..... 2-7
2.2 Backplane for FP3/FP10SH ..... $2-10$
2.3 Expansion Cable ..... $2-12$
2.4 FP3 CPU and Optional Memory ..... 2-14
2.4.1 FP3 CPU ..... 2-14
2.4.2 Memory (EPROM) and Master Memory (EEPROM) ..... $2-18$
2.5 FP10SH CPU and Optional Memory ..... 2-20
2.5.1 FP10SH CPU ..... 2-20
2.5.2 Expansion Memory Unit ..... 2-29
2.5.3 ROM Operation Board ..... 2-31
2.5.4 IC Memory Card Board ..... 2-35
2.5.5 IC Memory Card ..... 2-37
2.6 Power Supply Units ..... 2-42
2.6.1 Power Supply Specifications ..... $2-44$
2.7 Power Supply Dummy Unit ..... $2-45$
2.7.1 Conditions for Using a Power Supply Dummy Unit ..... $2-46$
2.7.2 Installing the Power Supply Dummy Unit ..... $2-48$
2.8 Common Specifications of Input, Output and I/O Mixed Units ..... 2-49
2.8.1 Table of Input Unit Types ..... 2-50
2.8.2 Table of Output Unit Types ..... 2-50
2.8.3 Table of I/O Mixed Unit Types ..... 2-51
2.9 Input Units Specifications ..... 2-52
2.9.1 16-point Type DC Input Unit ..... 2-52
2.9.2 32-point Type DC Input Units ..... 2-54
2.9.3 64-point Type DC Input Units ..... 2-57
2.9.4 64-point/High-speed Response Type DC Input Units ..... 2-61
2.9.5 8-point Type AC Input Units ..... 2-64
2.9.6 16-point Type AC Input Units ..... 2-66
2.10 Output Units Specifications ..... 2-68
2.10.1 16-point Type Relay Output Units ..... 2-68
2.10.2 16-point Type Output Unit-Transistor NPN ..... $2-70$
2.10.3 32-point Type Output Unit-Transistor NPN ..... $2-72$
2.10.4 64-point Type Output Unit-Transistor NPN ..... $2-74$
2.10.5 16-point Type Output Unit-Transistor PNP ..... 2-76
2.10.6 32-point type Output Unit-Transistor PNP ..... 2-78
2.10.7 64-point Type Output Unit-Transistor PNP ..... 2-80
2.10.8 16-point Type Triac Output Unit ..... 2-82
2.11 I/O Mixed Units Specifications ..... $2-84$
2.11.1 64-point Type I/O Mixed Unit-DC Input/Transistor NPN ..... $2-84$
2.11.2 64-point Type I/O Mixed Unit-DC Input/Transistor PNP ..... $2-88$
2.11.3 16-point Type I/O Mixed Unit-DC Input/Relay Output ..... $2-92$

### 2.1 Specifications

### 2.1.1 FP3/FP10SH General Specifications

| Item | Descriptions |
| :--- | :--- |
| Ambient temperature | 0 to $55^{\circ} \mathrm{C} / 32$ to $131^{\circ} \mathrm{F}$ |
| Storage temperature | -20 to $+70^{\circ} \mathrm{C} /-4$ to $+158^{\circ} \mathrm{F}$ |
| Ambient humidity | 30 to $85 \% \mathrm{RH}$ (non-condensing) |
| Storage humidity | 30 to $85 \% \mathrm{RH}$ (non-condensing) |
| Breakdown voltage | $1,500 \mathrm{~V} \mathrm{AC} \mathrm{for} 1$ minute between AC external terminal and <br> frame ground terminal <br> 500 VAC for 1 minute between DC external terminal and <br> frame ground terminal |
| Insulation resistance | $100 \mathrm{M} \Omega$ or more (measured with a $500 \mathrm{~V} \mathrm{DC} \mathrm{megger} \mathrm{testing)}$ <br> between external terminal and frame ground terminal |
| Vibration resistance | 10 to $55 \mathrm{~Hz}, 1$ cycle/min: double amplitude of $0.75 \mathrm{~mm} /$ <br> 0.030 in., 10 min on 3 axes |
| Shock resistance | $98 \mathrm{~m} / \mathrm{s}^{2}$ or more, 4 times on 3 axes |
| Noise immunity | $1,500 \mathrm{Vp}-\mathrm{p}$ with pulse widths 50 ns and $1 \mathrm{\mu s}$ <br> (based on in-house measurements) |
| Operating conditions | Free from corrosive gases and excessive dust |

### 2.1.2 Dimensions



| Type | A (mm/in.): Overall length | B (mm/in.): Mounting hole pitch |
| :--- | :--- | :--- |
| 3-slot type | $260 / 10.236$ | $245 / 9.646$ |
| 5-slot type | $330 / 12.992$ | $315 / 12.402$ |
| 8-slot type | $435 / 17.126$ | $420 / 16.535$ |

### 2.1.3 FP3 Performance Specifications

| Item |  | Descriptions |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Order number |  | AFP3210C-F | AFP3211C-F | AFP3220C-F |
| Program method |  | relay symbol |  |  |
| Control method |  | cyclic operation |  |  |
| Controllable I/O points | using one backplane | max. 512 points |  |  |
|  | using master and two expansion backplanes | max. 1,536 points |  |  |
|  | using remote I/O system | max. 2,048 points |  |  |
| Program memory | built-in memory | RAM |  |  |
|  | optional memory | EPROM/EEPROM |  |  |
| Program capacity <br> (* Note 1) |  | max. 9,727 steps |  | max. 15,871 steps |
| Number of instructions | basic | 83 types |  |  |
|  | high-level | 237 types | 241 types | 241 types |
| Operation speed (typical value) | basic instructions | from 0.5 us per instruction |  |  |
|  | high-level instructions | varies from $10 \mu \mathrm{~s}$ to $100 \mu \mathrm{~s}$ |  |  |
| Relays | external input relays (X) | 2,048 points |  |  |
|  | external output relays (Y) (* Note 2) | 2,048 points |  |  |
|  | internal relays (R) <br> (* Note 3) | 1,568 points |  |  |
|  | timer/counter <br> (C) <br> (* Note 3) | total 256 points <br> (The numbers of timer ( T ) and counter ( C ) can be changed.) down type ON-delay timer: 0.01 to $327.67 \mathrm{~s}, 0.1$ to 3276.7 s or 1 to 32767 s <br> down type preset counter: 1 to 32,767 counts |  |  |
|  | $\begin{aligned} & \text { link relays (L) } \\ & (* \text { Note } 2,3) \end{aligned}$ | 1,024 points $\times 2$ roots (2 PC links) |  |  |

圂 next page

| Item |  | Descriptions |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Order number |  | AFP3210C-F | AFP3211C-F | AFP3220C-F |
| Memory areas | $\begin{aligned} & \text { data registers } \\ & \text { (DT) } \\ & \text { (* Note 3) } \end{aligned}$ | 2,048 words |  |  |
|  | File registers (FL) <br> (* Note 1, 3) | 0 to 8,192 words |  | $\begin{aligned} & 8,192 \text { to 22,525 } \\ & \text { words } \end{aligned}$ |
|  | link data registers (LD) (* Note 3, 4) | 128 words $\times 2$ roots (2 PC links) |  |  |
|  | timer/counter set value area (SV) | 256 words |  |  |
|  | timer/counter elapsed value area (EV) | 256 words |  |  |
|  | index registers (IX, IY) | 2 words |  |  |
| Differential points (DF and DF/) |  | unlimited number of points |  |  |
| Auxiliary timer |  | unlimited number of points, down type timer (0.01 to 327.67 s) |  |  |
| Master control relay points (MCR) |  | 64 points |  |  |
| Number of labels (JP and LOOP) |  | 256 labels |  |  |
| Number of step ladder (* Note 3) |  | 1,000 stages |  |  |
| Number of subroutine |  | 100 subroutines |  |  |
| Number of interrupt program |  | 25 programs |  |  |
| Comment input function (* Note 5) |  | not available | available | not available |
| Sampling trace function (* Note 6) |  | not available | available | available |
| Clock/calendar function |  | year, month, day, hour, minute, second and day of week |  |  |
| Link functions |  | PC link, computer link, data transfer, remote programming and MODEM capability |  |  |
| Self-diagnostic function |  | watching dog timer, memory malfunction detection, I/O malfunction detection, backup battery malfunction detection, program syntax check, etc. |  |  |
| Other functions |  | program edition during RUN (* Note 7), forced ON/OFF, interrupt input, test run, constant scan and machine language program option |  |  |
| Memory backup time (lithium battery storage time) |  | AFP3210C-F: min. 17,000 hours(typical value : approx. 34,000 hours)AFP3211C-F, AFP3220C-F :(typin. 10,000 hours <br> hours)value : approx. 22,000 |  |  |

next page
2.1 Specifications
$\sqrt{3}$ Notes

- (*1): The capacity will differ depending on the system register settings.
- (*2): Can also be used as an internal relay.
- (*3): Hold or non-hold type can be set.
- (*4): Can also be used as a data register.
- (*5): Max. 2,730 points. Up to 12 characters per 1 comment.
- (*6): Can perform sampling up to a maximum of 1,000 samples ( 4,000 words) for data of 16 contacts and 3 words.
- (*7): During the ladder symbol input of NPST-GR, program edits during RUN cannot be performed.


### 2.1.4 FP10SH Performance Specifications

| Item |  | Descriptions |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP6221V3 | AFP6211V3 |
| Program method |  | relay symbol |  |
| Control method |  | cyclic operation |  |
| Controll-a ble I/O points | using one backplane | max. 512 points |  |
|  | using master and three expansion backplanes | max. 2,048 points |  |
|  | using remote I/O system | max. 8,192 points |  |
| Program memory | built-in memory | RAM |  |
|  | Optional memory | IC memory card (* Note 4) or EPROM/FROM (* Note 5) |  |
| Program capacity |  | approx. 30 k steps (Approx. 60 k or 120 k steps available by installing optional expansion memory.) |  |
| Number of instructions | basic | 95 types |  |
|  | high-level | 431 types |  |
| Operation speed (typical value) | basic instructions | from 40 ns per instruction | from 100 ns per instruction |
|  | high-level instructions | from 80 ns per instruction | from 200 ns per instruction |
| Relays | external input relays (X) | 8,192 points |  |
|  | external output relays (M) (* Note 1) | 8,192 points |  |
|  | internal relays (R) <br> (* Note 2) | 14,192 points |  |
|  | timer/counter (* Note 2) | total 3,072 points <br> (TM number of timer ( $T$ ) and counter ( C ) can be changed.) <br> - down type ON-delay timer: 0.001 to $32.767 \mathrm{~s}, 0.01$ to 327.67 s , <br> 0.1 to 3276.7 s or 1 to $32,767 \mathrm{~s}$ <br> - down type preset counter: 1 to 32,767 counts |  |
|  | link relays (L) (* Note 1, 2) | 10,240 points |  |
|  | pulse relays (P) <br> (* Note 1, 2) | 2,048 points |  |
|  | alarm relays (E) <br> (* Note 1, 2) | 2,048 points |  |

2.1 Specifications

| Item |  | Descriptions |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP6221V3 | AFP6211V3 |
| $\begin{aligned} & \hline \begin{array}{l} \text { Memory } \\ \text { areas } \end{array} \\ & \hline \end{aligned}$ | data registers (DT) (* Note 2) | 10,240 words |  |
|  | file registers (FL) (* Note 2) | 32,765 words |  |
|  | $\begin{aligned} & \text { link data } \\ & \text { registers (LD) } \\ & \text { (* Note 2, 3) } \end{aligned}$ | 8,448 words |  |
|  | timer/counter set value area (SV) | 3,072 words |  |
|  | timer/counter elapsed value area (EV) | 3,072 words |  |
|  | index registers (I) | 14 words (IO to ID) (with bank switching, 224 words portions can be used) |  |
| Differential points (DF and DF/) |  | unlimited number of points |  |
| Auxiliary timer |  | unlimited number of points, down type timer (0.01 to 327.67 s) |  |
| Master control relay points (MCR) |  | 256 points (when using the 90 k step expansion memory, up to a total of 512 points can be used for the no. 1 and 2 programs) |  |
| Number of labels (JP and LOOP) |  | 256 points (when using the 90 k step expansion memory, up to a total of 512 points can be used for the no. 1 and 2 programs) |  |
| Number of step ladder (* Note 2) |  | 1,000 steps (can only be used for the no. 1 program) |  |
| Number of subroutine |  | 100 subroutines (can only be used for the no. 1 program) |  |
| Number of interrupt program |  | 25 program (can only be used for the no. 1 program) |  |
| Comment input function |  | available (either the IC memory card board or ROM operation board are required) |  |
| Sampling trace function |  | max. 1,000 samples ( 16 contacts and 3 words/sample) |  |
| Clock/calendar function |  | year, month, day, hour, minute, second and day of week |  |
| Link functions |  | PC link, computer link, data transfer, remote programming and MODEM capability |  |
| Self-diagnostic function |  | watching dog timer, memory malfunction detection, I/O malfunction detection, backup battery malfunction detection, program syntax check, etc. |  |
| Other functions |  | program edition during RUN, forced ON/OFF, interrupt input, test run and constant scan |  |
| Memory backup time (lithium battery storage time) | CPU only | min. 4,800 hours <br> (typical : approx. 29,000 hours) | min. 9,500 hours <br> (typical : approx. 57,000 hours) |
|  | when used expansion memory | min. 4,300 hours (* Note 6) (typical : approx. 25,000 hours) | min. 7,600 hours (* Note 6) (typical : approx. 44,000 hours) |

$\sqrt{3}$ next page

- (*1): Can also be used as an internal relay.
- (*2): Hold or non-hold type can be set.
- (*3): Can also be used as a data register.
- (*4): In addition to the IC memory card, the IC memory card board (AFP6209A) is required.
- (*5): In addition to the ROM, the ROM operation board (AFP6208) is required.
- (*6): The value when the 90 k steps type expansion memory board (AFP6205) is used.


### 2.2 Backplane for FP3/FP10SH

## Master backplane

Illustration: 8-slot type


## Expansion backplane

Illustration: 8-slot type


## Parts Terminology and Functions

(1) Backplane mounting holes
for mounting the backplane to the control panel. Use M5 screw for the mounting.
(2) Connector for expansion cable (OUT)
for more details regarding the cable connecting, refer to section 4.1.3.
(3) Connector for power supply unit
(4) Connector for CPU
(5) Unit installation holes
for installing the unit to the backplane. Use the screw supplied with the unit for installation.
(6) Connector for various units

Use the supplied covers to cover the slots where no unit is attached.
(7) Unit guide holes

Align the tab on the unit with this hole when installing the unit to the backplane.
(8) Board number set switch
set the board number for the expansion backplane.
The I/O address will be allocated in the order of the board number (* section 4.1.1.1).
(9) Connector for expansion cable (IN) connect an expansion cable when using an expansion backplane. When not using one, do not remove the covers on the connectors.

## Type of Backplane

| Type |  | Number <br> of slot | Order number | Weight |
| :--- | :--- | :---: | :--- | :--- |
| Master <br> backplane | 3-slot type | 3 | AFP3505-F | approx. $700 \mathrm{~g} / 24.692 \mathrm{oz}$. |
|  | 5-slot type | 5 | AFP3501-F | approx. $900 \mathrm{~g} / 31.747 \mathrm{oz}$. |
|  | 8-slot type | 8 | AFP3502-F | approx. $1,200 \mathrm{~g} / 42.329 \mathrm{oz}$. |
| Expansion <br> backplane | 3-slot type | 3 | AFP3506-F | approx. $700 \mathrm{~g} / 24.692 \mathrm{oz}$. |
|  | 5-slot type | 5 | AFP3503-F | approx. $900 \mathrm{~g} / 31.747 \mathrm{oz}$. |
|  | 8-slot type | 8 | AFP3504-F | approx. $1,200 \mathrm{~g} / 42.329 \mathrm{oz}$. |

### 2.3 Expansion Cable

### 2.3 Expansion Cable

## Dimensions



## Type of Expansion Cable

| Length | Order number | Weight |
| :---: | :---: | :---: |
| $0.5 \mathrm{~m} / 1.6 \mathrm{ft}$. | AFP3510 | approx. $110 \mathrm{~g} / 3.880 \mathrm{oz}$. |
| $1 \mathrm{~m} / 3.3 \mathrm{ft}$. | AFP3511 | approx. $170 \mathrm{~g} / 5.996 \mathrm{oz}$. |
| $3 \mathrm{~m} / 9.8 \mathrm{ft}$. | AFP3513 | approx. $370 \mathrm{~g} / 13.051 \mathrm{oz}$. |
| $10 \mathrm{~m} / 32.8 \mathrm{ft}$. | AFP35110 | approx. 1,100 g/38.802 oz. |
| $15 \mathrm{~m} / 49.2 \mathrm{ft}$. | AFP35115 | approx. 1,700 g/59.966 oz. |
| $25 \mathrm{~m} / 82.0 \mathrm{ft}$. | AFP35125 | approx. 2,700 g/95.241 oz. |

## Limitation on expansion

Be aware that the usable expansion cables will differ depending on the type of CPU being used.

## FP3

- Up to two expansion backplanes can be added.
- The use of expansion cable is limited as shown below.

between backplanes: max. $25 \mathrm{~m} / 82.02 \mathrm{ft}$. total length: $40 \mathrm{~m} / 131.2 \mathrm{ft}$.


## FP10SH

- Up to three expansion backplanes can be added.
- The expansion cable of length " $25 \mathrm{~m} / 82.0 \mathrm{ft}$." cannot be used.
- The use of expansion cable is limited as shown below in the standard setting (at the time of shipment).

between backplanes: max. $3 \mathrm{~m} / 9.8 \mathrm{ft}$.
total length: $9 \mathrm{~m} / 29.5 \mathrm{ft}$.
- To further extend the distance between backplanes, set system register 444 to "K1: long mode."

between backplanes: max. $15 \mathrm{~m} / 49.2 \mathrm{ft}$. total length: $30 \mathrm{~m} / 98.43 \mathrm{ft}$.


### 2.4 FP3 CPU and Optional Memory

### 2.4.1 FP3 CPU



## Parts Terminology and Functions

(1) Status indicator LEDs display the operating condition and error statuses (* section 2.4.1.1).
(2) Initialize/test switch is used to clear the errors, initializes the operation memory and set the test operation mode (* section 2.4.1.2).
(3) Mode selector is used to change the operation mode (* section 2.4.1.3).
(4) Backup battery
for backup of the internal memory (RAM). Not connected when the instrument is delivered.
(5) Memory protect and baud rate selector is used to select the writing operation for the program memory and to set the baud rate for the tool port.

| Switch <br> number | tem | Switch position |  |
| :--- | :--- | :--- | :--- |
|  |  | ON | OFF |
| $\mathbf{1}$ | Program memory protection switch | Write protected | Write enabled |
| $\mathbf{2}$ | Baud rate selector for tool port | 9600 bps | 19200 bps |

(6) Memory selector
selects either the RAM or the ROM as the program memory.
RAM $\square$ ROM
(7) Device (ROM type) selector
switches the type of ROM being used between EPROM (memory) and EEPROM (master memory).
The device (ROM type) selector is only on Ver. 4.4 or later FP3 CPU.

```
EPROM \(\square\) EEPROM
```

(8) Optional ROM sockets
is used to install an optional EPROM or EEPROM memory. The upper socket is for even-numbered address ROM (EVEN) and the lower socket is for the odd-numbered address ROM (ODD).
(9) Tool port (RS422)
is used to connect a programming tool.

## Weight

| Type | Weight |
| :--- | :--- |
| FP3 CPU | approx. $350 \mathrm{~g} / 12.346 \mathrm{oz}$. |

### 2.4 FP3 CPU and Optional Memory



### 2.4.1.1 Status Indicator LEDs

These LEDs display the current mode of operation or the occurrence of error.

| LED | Description |
| :--- | :--- |
| RUN (green) | This lights in the RUN mode, to indicate that the program is being executed. <br> It flashes during forced input/output. |
| PROG. (green) | This lights in the PROG. mode. Operation stops while this LED is lighted. <br> It flashes when waiting for connection of a distributed slave station. <br> If the memory is initialized, the brightness dims, indicating that initialization <br> is being executed. |
| TEST (green) | This lights in the test mode. |
| BREAK (green) | This lights in the operation halts at a break during a test run or halts during <br> the step operation mode for the test run. |
| ERROR (red) | This lights if an error is detected during the self-diagnostic function. <br> BATT. (red)This lights when the voltage of the backup battery drops below a specific <br> value. |
| ALARM (red) | This lights if a hardware error occurs, or if operation slows because of the <br> program, and the watchdog timer is activated. |

### 2.4.1.2 Initialize/Test Switch

This switch clears errors, initializes the memory, and sets the test operation mode. The setting of mode selector is relevant when initializing the CPU memory.

| Switch position | Operation mode |
| :--- | :--- |
| INITIALIZE <br> (upward) | In the PROG. mode: <br> The contents of the operation memory are initialized. However, the system <br> register (including the I/O map) and the program are not initialized. If a <br> self-diagnostic error code of 42 or lower is occured, the special internal <br> relays R9000 to R9008 and the special data register DT9000 are not <br> cleared. <br> In the RUN mode: <br> Operation errors, remote I/O system errors, and battery errors are <br> cleared. |
| The switch should normally be left in this position.  <br> (center) Setting this switch to the downward position in the PROG. mode, <br> accesses the test mode. Switching to the RUN mode in this state, initiates <br> test operation. <br> To return from the test mode to the normal operation, return this switch to <br> the center position in the PROG. mode. |  |

### 2.4.1.3 Mode Selector

Use the mode selector to start and stop the operation of the FP3 CPU. For test operations, set the initialize/test switch to TEST position.

| Selector position | Operation mode |
| :--- | :--- |
| RUN (upward) | This sets the RUN mode. The program is executed, and operation begins. |
| REMOTE <br> (center) | This enables operation to be started and stopped from a programming <br> tool. At the stage where the selector is changed, when switching from the <br> PROG. to the REMOTE mode, the system remains in the PROG. mode, <br> and when switching from the RUN to the REMOTE mode, it remains in the <br> RUN mode. |
| PROG. <br> (downward) | This sets the PROG. mode. In this mode, programming can be done using <br> tools, the test mode can be accessed, and the operation memory can be <br> initialized using the Initialize/tset switch. |

### 2.4.2 Memory (EPROM) and Master Memory (EEPROM)



The FP3 can be operated using only the installed built-in RAM, but use of commercially available EPROM/EEPROM is also possible if necessary.
The memory (EPROM) should be used for program storage and ROM operation, and the master memory (EEPROM) should be used for copying and transferring programs. (EEPROM is supported by Ver. 4.4 or later FP3 CPU.)
With the FP3, two memories are used as a pair, an even-numbered address ROM (EVEN) and an odd-numbered address ROM (ODD).

## Type of FP3 optional memories

| Type | Memory (EPROM) | Master memory (EEPROM) |
| :--- | :--- | :--- |
| Using I.C. | M5M27C256AK-12 or equivalent | $\mu$ PD28C256CZ-20 or equivalent |
| Order number | AFP5202 (2 pieces in a set) | AFP5206 (for 16 k steps) <br> (2 pieces in a set) |
| Writing method | Commercially available ROM <br> programmer | You can write program to EEPROM <br> installing it on the CPU. <br> (A ROM programmer is not <br> required.) |
| Use | Suitable for program storage or <br> ROM operation. | Suitable for copying and <br> transmitting the master program <br> (//O comments are not written to <br> ROM) |

## Contents written to ROM

The contents of program and system registers are written to the memory or master memory. Consequently, when the ROM is operated, the contents of the program are rewritten at the same time as those of the system registers.
Be aware that the contents of operation memories such as internal relays and data registers are not written to the memory or mastaer memory.

- When installing or removing the EPROM or EEPROM, always make sure the power supply to the CPU has been turned OFF first.
- Set the device (ROM type) selector to either "EPROM" or "EEPROM", depending on which type of ROM is being used.
- Carefully adjust the pitch of the memory IC leads to the width of the leads for the IC socket and securely insert the optional memories in the correct direction for the grooves.

- With the FP3, two memories are used as a pair, an even-numbered ROM (EVEN) and an odd-numbered ROM (ODD). When installing the ROM, check carefully to make sure it is installed facing the correct direction.
- When removing the ROM from the IC socket, use of an IC EXTRACTOR is recommended. Note that the surface of the IC socket might be damaged by using a screwdriver.
- Always attach the masking sheet to cover the window on the memory (EPROM). If the masking sheet is not attached, flashes and other light sources may cause misoperation.

- Always make sure the divice (ROM type) selector matches the type of memory. If the wrong setting is entered, runaway operation or malfunction could occur.
- The device (ROM type) selsctor should be set with the power supply turned OFF. The setting changes as soon as the power supply is turned ON.


### 2.5 FP10SH CPU and Optional Memory

### 2.5.1 FP10SH CPU


(1) Status indicator LEDs display the operating condition and error statuses (* section 2.5.1.1).
(2) Initialize/test switch is used to clear the errors, initializes the operation memory and set the test operation mode ( $*$ section 2.5.1.2).
(3) Mode selector
is used to change the operation mode (* section 2.5.1.3).
(4) Operation condition switches
are used to set the baud rate of the programming tool, to select the program memory, to select the writing operation for the program memory, and to set the transmission format for the COM port (* section 2.5.1.4).
(5) Station number setting switches are used to set the station numbers (UNIT No.) for the computer link function of the tool port and the COM port (* section 2.5.1.5).
(6) Backup battery
for backup of the internal memory (RAM). Not connected when the instrument is delivered.
(7) Tool port (RS232C)
is used to connect a programming tool.
(8) Option slot
is used when installing an optional IC memory card board or a ROM operation board.
(9) COM port (RS232C)
is used to connect a computer or other devices with RS232C port (* section 2.5.1.6).

## Weight

| Type | Weight |
| :--- | :--- |
| FP10SH CPU | approx. $350 \mathrm{~g} / 12.346 \mathrm{oz}$. |
| Expansion <br> memory unit | approx. $30 \mathrm{~g} / 1.058 \mathrm{oz}$. |
| IC memory card <br> board | approx. $60 \mathrm{~g} / 2.116 \mathrm{oz}$. |
| ROM operation <br> board | approx. $35 \mathrm{~g} / 1.235 \mathrm{oz}$. |

### 2.5 FP10SH CPU and Optional Memory



### 2.5.1.1 Status Indicator LEDs

These LEDs display the current mode of operation or the occurrence of error.

| LED | Description |
| :--- | :--- |
| RUN (green) | This lights in the RUN mode, to indicate that the program is being executed. <br> It flashes during forced input/output. |
| PROG. (green) | This lights in the PROG. mode. Operation stops while this LED is lighted. <br> It flashes when waiting for connection of a distributed slave station. <br> If the memory is initialized, the brightness dims, indicating that initialization <br> is being executed. |
| TEST (green) | This lights in the test mode. |
| BREAK (green) | This lights in the operation halts at a break during a test run or halts during <br> the step operation mode for the test run. |
| ERROR (red) | This lights if an error is detected during the self-diagnostic function. <br> BATT. (red)This lights when the voltage of the backup battery drops below a specific <br> value. |
| ALARM (red) | This lights if a hardware error occurs, or if operation slows because of the <br> program, and the watchdog timer is activated. |

### 2.5.1.2 Initialize/Test Switch

This switch clears errors, initializes the memory, and sets the test operation mode. The setting of mode selector is relevant when initializing the CPU memory.

| Switch position | Operation mode |
| :--- | :--- |
| INITIALIZE <br> (upward) | In the PROG. mode: <br> The contents of the operation memory are initialized. However, the system <br> register (including the I/O map) and the program are not initialized. If a <br> self-diagnostic error code of 42 or lower is occured, the special internal <br> relays R9000 to R9008 and the special data register DT90000 are not <br> cleared. <br> In the RUN mode: <br> Operation errors, remote I/O system errors, and battery errors are <br> cleared. |
| (center) | The switch should normally be left in this position. <br> TEST <br> (downward) <br> Setting this switch to the downward position in the PROG. mode, <br> accesses the test mode. Switching to the RUN mode in this state, initiates <br> test operation. <br> To return from the test mode to the normal operation, return this switch to <br> the center position in the PROG. mode. |

F Note

> With FP10SH CPU, by turning ON the Initialize/test switch while in the PROG. mode, you can specify the type of operation memory to be cleared with system register 4 .

### 2.5.1.3 Mode Selector

Use the mode selector to start and stop the operation of the FP10SH CPU. For test operations, set the initialize/test switch to TEST position.

| Selector position | Operation mode |
| :--- | :--- |
| RUN (upward) | This sets the RUN mode. The program is executed, and operation begins. |
| REMOTE <br> (center) | This enables operation to be started and stopped from a programming <br> tool. At the stage where the selector is changed, when switching from the <br> PROG. to the REMOTE mode, the system remains in the PROG. mode, <br> and when switching from the RUN to the REMOTE mode, it remains in the <br> RUN mode. |
| PROG. <br> (downward) | This sets the PROG. mode. In this mode, programming can be done using <br> tools, the test mode can be accessed, and the operation memory can be <br> initialized using the Initialize/tset switch. |

### 2.5.1.4 Operation Condition Switches

Each switch has the function shown below assigned to it.


## Upper switches

- Switches 1 through 8: Communication format settings for the COM port.

The settings written with bold characters are the default settings.

| Functions | Settings |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | COM <br> port <br> settings | MODEM <br> control <br> (* Note 1) | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 | SW8 |
|  | Header <br> (* Note 2, 3) | Enabled | STX (H02) invalid |  | OFF |  |  |  |  |  |

- (*1): MODEMs available for FP10SH CPU are Hays AT command compatible types for public line use.
- (*2): These functions are used for COM port's serial data communication with a field device. In order to use this, set the system register 412 to K2 (serial data commu nication mode) and control the communications using the F144 (TRNS)/P144 (PTRNS) instructions.
- (*3): Header is used to express the start of the communication frame. If header setting in the valid mode, CPU handle a series of data from STX header to terminator as a frame.


## Lower switches

- Switches 1 through 3: Transmission speed (baud rate) and communication format settings for the programming tool (Tool port).
- Switch 4:
- Switch 5:

Set this switch to ON to disable writing to the program memory.

Use this switch to set whether to use the internal RAM or optional memory as the program memory.
When selecting optional memory after installing an IC memory card, the program file named AUTOEXEC in the IC memory card is automatically loaded into the internal RAM.

- Switches 6 through 8: Transmission speed (baud rate) settings for the COM port The settings written with bold characters are the default settings.

| Functions |  |  | Settings |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 | SW8 |
| TOOL port settings | Transmission speed (baud rate) | 19,200 bps (*Note 2) | OFF |  |  |  |  |  |  |  |
|  |  | 9,600 bps | ON |  |  |  |  |  |  |  |
|  | Data length | 7 bits |  | OFF |  |  |  |  |  |  |
|  |  | 8 bits |  | ON |  |  |  |  |  |  |
|  | MODEM control (* Note 1) | Disabled |  |  | OFF |  |  |  |  |  |
|  |  | Enabled |  |  | ON |  |  |  |  |  |
| Memory settings | Program memory protection | Write enabled |  |  |  | OFF |  |  |  |  |
|  |  | Write protected |  |  |  | ON |  |  |  |  |
|  | Program memory selection | CPU internal RAM |  |  |  |  | OFF |  |  |  |
|  |  | Using optional memory |  |  |  |  | ON |  |  |  |
| COM port settings | Transmission speed (baud rate) | 115,200 bps |  |  |  |  |  | OFF | OFF | OFF |
|  |  | 57,600 bps |  |  |  |  |  | ON | OFF | OFF |
|  |  | 38,400 bps |  |  |  |  |  | OFF | ON | OFF |
|  |  | 19,200 bps |  |  |  |  |  | ON | ON | OFF |
|  |  | 9,600 bps |  |  |  |  |  | OFF | OFF | ON |
|  |  | 4,800 bps |  |  |  |  |  | ON | OFF | ON |
|  |  | 2,400 bps |  |  |  |  |  | OFF | ON | ON |
|  |  | 1,200 bps |  |  |  |  |  | ON | ON | ON |

## Notes

- (*1): MODEMs available for FP10SH CPU are Hays AT command compatible types for public line use.
- (*2): Can be changed with the settings in system register 414.


### 2.5.1.5 Station Number Setting Switches

Set the station number for the unit when using the computer link functions with the tool port and COM port of the CPU.
Be sure to set a station number in the range of 01 to 32 .


UNIT No.


### 2.5.1.6 COM Port (RS232C)

## Pin alignment

|  | Pin number | Signal name |  | Signal direction |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | FP10SH-Field device |
|  | 1 | Frame ground | FG |  |
| $\bigcirc$ | 2 | Send data | SD | $\rightarrow$ |
| O- 5 | 3 | Received data | RD | $\leftarrow$ |
| 9    <br> 8 0 0 4 | 4 | Request to send | RS | $\rightarrow$ |
| 7 | 5 | Clear to send | CS | $\leftarrow$ |
|  | 6 | Not used | - |  |
| $\bigcirc$ | 7 | Signal ground terminal | SG |  |
|  | 8 | Not used | - |  |
|  | 9 | Equipment ready (always ON) | ER | $\rightarrow$ |

Is next page

## Communication specifications

The transmission speed and communication format are decided by the operation condition switches on the CPU (* section 2.5.1.4). The table below indicates the default settings.

| Item | Description |
| :--- | :--- |
| Transmission speed (baud rate) | 9,600 bps |
| Character bit | 8 bits |
| Parity check | Odd parity |
| Start bit | 1 bit |
| Stop bit | 1 bit |
| Header | STX invalid |
| Terminator | CR |

In the computer link, header and terminator are decided by the MEWTOCOL-COM format.
These settings are used for serial data communication with a field device. In order to use this, set the system register 412 to K2 (serial data communication mode) and control the communication with the F144 (TRNS)/P144 (PTRNS) instructions.
The serial data communication instructions F144 (TRNS)/P144 (PTRNS) cannot be executed unless pin number 5 (CS) of COM port (RS232C) is turned ON.
Connection cable examples
Example 1: Connected to a computer (9-pin)
FP10SH COM port

| Pin no. | Abbreviation |  |
| :---: | :--- | :--- | :--- |
| 1 | FG |  |
| 2 | SD |  |
| 3 | RD |  |
| 4 | RS |  |
| 5 | CS |  |
| 6 | - |  |
| 7 | SG |  |
| 8 | - |  |
| 9 | ER |  |

Example 2: Connected to a computer (25-pin)
FP10SH COM port
Computer

| Pin no. | Abbreviation | Pin no. | Abbreviation |
| :---: | :---: | :---: | :---: |
| 1 | FG | 1 | FG |
| 2 | SD | 2 | SD (TXD) |
| 3 | RD | 3 | RD (RXD) |
| 4 | RS | 4 | RS (RTS) |
| 5 | CS | 5 | CS (CTS) |
| 6 | - | 6 | DR (DSR) |
| 7 | SG | 7 | SG |
| 8 | - | 8 | CD (DCD) |
| 9 | ER | 20 | ER (DTR) |

### 2.5 FP10SH CPU and Optional Memory

Example 3: Connected to a I.O.P. D series (9-pin)

| FP10SH COM port |  | I.O.P. D series |  |
| :---: | :---: | :---: | :---: |
| Pin no . | Abbreviation | Pin no. | Abbreviation |
| 1 | FG | 1 | - |
| 2 | SD | 2 | SD |
| 3 | RD | 3 | RD |
| 4 | RS | 4 | RS |
| 5 | CS | 5 | CS |
| 6 | - | 6 | - |
| 7 | SG | 7 | SG |
| 8 | - | 8 | - |
| 9 | ER | 9 | - |

### 2.5.2 Expansion Memory Unit



The expansion memory unit is installed in the FP10SH CPU.
The expansion memory unit enables FP10SH to expand program memory up to 60 k or 120 k steps using two following types:

| Type | Order number | Weight |
| :--- | :--- | :--- |
| $\mathbf{3 0}$ k steps type | AFP6204 | approx. $30 \mathrm{~g} / 1.058 \mathrm{oz}$. |
| 90 k steps type | AFP6205 |  |

Note
When installing and removing an expansion memory unit, the contents of built-in RAM of CPU may be destroyed. Be sure to make backup of program stored in the built-in RAM of CPU before installing and removing an expansion memory unit. And, if you need, re-transfer the program to the CPU using NPST-GR software, after installation.

Installing the expansion memory unit Procedure:

1. Remove the side cover of the FP10SH CPU with a flat-head screwdriver.

next page
2. Loosen the screw in the FP10SH CPU.

3. Properly connect the expansion memory unit to the CPU's connector. Then, secure the fixing screw.


## Notes

- Be sure to turn OFF the power before installing and removing the expansion memory unit.
- Never touch the ICs or connectors when handling the expansion memory unit.


### 2.5.3 ROM Operation Board

The FP10SH can be operated using only the installed built-in RAM, but use of commercially available EPROM/FROM is also possible if necessary.
The ROM operation board is necessary for ROM operation.

## Memory (EPROM) and Master Memory (FROM)



Attach to the ROM operation board for operation.
The memory (EPROM) should be used for program storage and ROM operation, and the master memory (FROM) should be used for copying and transferring programs.
CPU Ver. 2 or later is required to use the memory.

Type of FP10SH optional memories

| Type | Memory (EPROM) | Master memory (FROM) |
| :--- | :--- | :--- |
| Using I.C. | M27C2001-150F1 or equivalent | SST-29EE020-150-4C-PH or <br> equivalent |
| Order number | AFP5209 | AFP5208 |
| Writing method | Commercially available ROM <br> programmer | You can write program to FROM <br> installing it on the CPU. |
| Use | Suitable for program storage or <br> ROM operation | Suitable for copying and transmitting <br> the master program |

## Note

## The I/O comments are written to the internal memory of the ROM operation board.

## Comments written to ROM

The program, system register, and initial settings (memory contents and user selections for DT and other settings) are written to the memory (EPROM) or master memory (FROM). Therefore, for ROM operation, be aware that the program contents and data register (operation data) contents are simultaneously rewritten.
The comments (line comments, comment statements, and I/O comments) are stored in the internal memory of the ROM operation board.

ROM Operation Board


The ROM operation board is for installing the optional memory (ROM). Install the memory (EPROM) and master memory (FROM) onto the board and insert the board into the CPU.

| Item | Description |
| :--- | :--- |
| Order number | AFP6208 |
| Weight | approx. $35 \mathrm{~g} / 1.235 \mathrm{oz}$. |

## Notes

- When installing the optional memory (EPROM or FROM) to the ROM operation board, carefully adjust the pitch of the memory IC leads to the width of the leads for the IC socket and securely insert the ICs in the correct orientation (with the grooves facing in the correct direction). After inserting the optional memory, securely lock it into place.

- When removing the ROM from the IC socket, first unlock it from the socket.
- Always attach a masking sheet to cover the window of the memory (EPROM). If the masking sheet is not attached, flashes and other light sources may cause misoperation.


Installing the ROM operation board
When installing the ROM operation board, first remove the FP10SH CPU from its backplane.

## Procedure:

1. Place the CPU down flat on a surface and insert the ROM operation board into the CPU along the guides provided. At this time, make sure that the hook on the bottom of the CPU used for attaching the unit to the backplane is located off the table you are working on.

2. Align the ROM operation board with its connector on the bottom of the CPU. To make sure that the board is properly attached, confirm it visually by looking through the holes on the side of the CPU. If the board is inserted while not aligned with the connector, the pins of the board may become bent.

3. Firmly press on the ROM operation board from above and insert it into its connector. Firmly insert the board until its upper frame is caught on the hooks of the CPU (continue pushing until a catching sound is heard).

4. To remove the board, unhook the hook by hand, insert a screwdriver into the hole provided and pry the board upwards.


### 2.5.4 IC Memory Card Board

In order to install the IC memory card in the FP10SH CPU, the IC memory card board is required.

| Item | Description |
| :--- | :--- |
| Order number | AFP6209A |
| Weight | approx. $60 \mathrm{~g} / 2.116 \mathrm{oz}$. |


(1) IC memory card access LED Illuminates when data is being read from or written to the IC memory card. When lit ------ Accessing When not lit --- Not accessing
(2) IC memory card access enable switch
Use to enable reading from and writing to the IC memory card.


ON ----Read and write enable
OFF ---Read and write disable
(3) IC memory card eject button Use to remove the IC memory card.

## Installing the IC memory card board

When installing the IC memory card board, first remove the FP10SH CPU from its backplane.

## Procedure:

1. Place the CPU down flat on a surface and insert the IC memory card board into the CPU along the guides provided.
At this time, make sure that the hook on the bottom of the CPU used for attaching the unit to the backplane is located off the table you are working on.

2. Align the IC memory card board with its connector on the bottom of the CPU. To make sure that the board is properly attached, confirm it visually by looking through the holes on the side of the CPU. If the board is inserted while not aligned with the connector, the pins of the board may become bent.

3. Firmly press on the IC memory card board from above and insert it into its connector. Firmly insert the board until its upper frame is caught on the hooks of the CPU (continue pushing until a catching sound is heard).

4. To remove the board, unhook the hook by hand, insert a screwdriver into the hole provided and pry the board upwards.


### 2.5.5 IC Memory Card



The IC memory card can be used for program storage or copies or as expansion memory for reading and writing data from the program.
The IC memory card can be divided into a MS-DOS format area for storing various programs and an expansion memory area for data storage.
Example: If a 1 MB card is formatted for 512 KB , then 512 KB can be used for the MS-DOS format area and the remaining 512 KB can be used for the expansion memory area.
The card can be used exclusively for program storage or exclusively for data memory by using the full memory area for the MS-DOS format area or the expansion memory area.
When the FLASH-EEPROM area is designated as an expansion memory area, then the card becomes read only.

| Type | Memory <br> capacity | Order <br> number | Usage <br> stograge |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |

- Both the S-RAM type and FLASH-ROM type can also be divided into MS-DOS format area and expansion memory area.
- When using the IC memory card for program memory, there are three methods for reading the program:
- Automatic read at power ON.
- Read using the NPST-GR software "IC CARD PROGRAM MANAGER" menu.
- Read using F14 (PGRD)/P14 (PPGRD) instruction.

Handling the IC memory card

- Avoid subjecting the card to high temperature, high humidity, and direct sunlight.
- Do not bend or subject to strong impact.
- Do not touch or allow foreign materials to enter the connector part.
- Never throw the card into a fire.

Inserting and removing the IC memory card
The IC memory card can be inserted or removed even when the FP10SH power is ON. To insert or remove the card when the power is ON, be sure to follow the following procedure.

Insertion procedure:

1. Set the IC memory card access enable switch to OFF position.

2. Insert the IC memory card into the slot.

3. Continue pushing the IC memory card until the eject button pops out.

4. Set the IC memory card access enable switch to ON position.


Notes

- Do not try to insert the IC memory card while the IC memory card access enable switch is ON. It could lead to damage of the memory contents or a malfunction of the CPU.
- Do not use excessive force on the IC memory card or slot.

Removal procedure:

1. Set the IC memory card access enable switch to OFF position. Verify that the IC memory card access LED is OFF.

2. Push the eject button until the IC memory card becomes free.


ITs next page
3. Pull out the IC memory card.


- Do not try to remove the IC memory card while the IC memory card access enable switch is ON. It could lead to damage of the memory contents or a malfunction of the CPU.
- Do not use excessive force on the IC memory card or slot.


## Battery for S-RAM type IC memory card

The S-RAM type IC memory card is backed up by a battery. Be sure to set the battery in the card before insertion into the CPU.

## Procedure:

1. Use the screwdriver supplied with the IC memory card to remove the screw on the card side.
2. Set the accessory backup battery. Make sure the direction of the battery is correct.
3. Attach the cover and screw in place.


Refer to section 8.1.2 for an explanation of the backup battery life and replacement method.

## IC memory card write protection

There is a write protect switch on the IC memory card. To prohibit writes to the IC memory card, set this switch to WP position.


Note
To write the program or data to the IC memory card, set the write protect switch to protect OFF position.

### 2.6 Power Supply Units



## Parts Terminology and Functions

(1) POWER LED

Turns ON when power is applied to the unit.
(2) Power supply fuse holder
(3) Power supply terminal

AC type: This terminal is the terminal for 100 to 240 V AC.
DC type: This terminal is the terminal for 24 V DC.
(4) Voltage selecting terminals (for AFP3631 and AFP3638)

When the supply voltage is in the 100 to 120 V AC range, short the terminals with the supplied jumper.
Check that the terminals are open when the supply voltage is in the 200 to 240 V AC range.
The terminals are open when shipped from the factory.
(5) Line ground terminal
is the terminal for the built-in line filter. To minimize effects from noise and prevent electrical shocks, ground this terminal together with the frame ground terminal.
(6) Frame ground terminal
is connected to a metal portion of the backplane.
To prevent electrical shocks, connect this terminal to ground.
1 n next page

## (7) Service power terminal (24 V DC) (for AFP3631 only)

Used for the DC power supply ( $24 \vee \mathrm{DC}$ ) for the I/O units. The capacity will differ depending on the type of power supply unit. Do not connect this service power terminal in parallel with the power supply for other commercially available power supply devices.
(8) Alarm output terminal

Contact output terminals of the relay which turns ON when the ALARM LED of the CPU turns ON. Normally closed contact (N.C.) and normally open contact (N.O.) are available.
However, this relay operates only when the power supply unit is installed in the master backplane.
(9) Terminal block
is the terminal for power supply wiring. Uses M3.5 crimp terminals (* section 4.2.1).

### 2.6.1 Power Supply Specifications

| Item |  | AC type |  | DC type |
| :---: | :---: | :---: | :---: | :---: |
| Order number |  | AFP3631 | AFP3638 | AFP3634 |
| Rated input voltage |  | 100 to 120 V AC or 200 to 240 V AC (voltage selectable) |  | 24 V DC |
| Operating voltage range |  | 85 to 132 V AC or 170 to 264 V AC |  | 16.8 to 28.8 V DC |
| Rated frequency |  | 47 to 63 Hz |  |  |
| Surge current |  | 20 A or less |  |  |
| Current consumption |  | 0.9 A or less (at 100 V AC) 0.5 A or less (at 200 V AC) | 1.3 A or less (at 100 V AC) 0.7 A or less (at 200 V AC) | 1.0 A or less (at 24 V DC) |
| Rated output current (* Note) | 5 V DC | 2.4 A | 9 A (at ambient temperature $45^{\circ} \mathrm{C} /$ $113{ }^{\circ} \mathrm{F}$ or less) 7A (at ambient temperature $55^{\circ} \mathrm{C} /$ $131{ }^{\circ} \mathrm{F}$ or less) | 2.4 A |
|  | 24 V DC | 0.8 A |  |  |
| Alarm contact rated control capacity |  | 2 A 250 V AC, 2 A 30 V DC |  | 2 A 30 V DC |
| Weight |  | approx. $600 \mathrm{~g} / 21.164 \mathrm{oz}$. |  | $\begin{aligned} & \text { approx. } 500 \mathrm{~g} / \\ & 17.637 \mathrm{oz} . \\ & \hline \end{aligned}$ |

The rated output current for 5 V DC indicates the current from the power supply unit that can be supplied through the backplane to each unit. The rated output current for 24 V DC indicates the current from the service power terminal that can be supplied to the $\mathrm{I} / \mathrm{O}$ units and other units.

## CAUTION (AFP3638 only)

- When expanding units, it is necessary to use the same type of power supply units between basic backplane and expansion backplane.
- When using the D/A converter unit, up to 6 units can be expanded on one backplane.
(The consumption current of the power supply unit is temporarily rise when the power is supplied. The system does not work for excessive current protection if the excessive current flow.)


### 2.7 Power Supply Dummy Unit



If the internal current consumption used for the expansion backplanes is small, this power supply dummy unit can be installed in place of the unnecessary power supply unit on the expansion backplane.

## <Normal setup installation>

The power supply used on each backplane is provided by a power supply unit installed on that backplane.

2.7 Power Supply Dummy Unit
<Setup with a power supply dummy unit>
The power supply for the expansion backplane with the power supply dummy unit installed is provided by the power supply unit on the preceding backplane.


### 2.7.1 Conditions for Using a Power Supply Dummy Unit

A power supply dummy unit can be installed on an expansion backplane if the following conditions are satisfied:

- The length of the expansion cable which connects the backplane installed with a power supply dummy unit and the preceding backplane must be shorter than $3 \mathrm{~m} / 9.8 \mathrm{ft}$..
- The total value (i1) of the internal current consumption at 5 V DC of the backplane installed with the power supply dummy unit is less than 1.0 A.
- The sum of the total value (i1) of the internal current consumption at 5 V DC of the backplane installed with the power supply dummy unit and total value (i0) of the internal current consumption at 5 V DC of the preceding backplane is less than the rated current value of the power supply unit.

You cannot use two power supply dummy units in series.

## Example 1:

When the power supply dummy unit is installed on the 1st expansion backplane


2nd expansion backplane


## Conditions

- i0 + i1 $\leqq$ Rated current value of power supply unit (1)
- i1 $\leqq 1$ A
- L1 $\leqq 3 \mathrm{~m} / 9.8 \mathrm{ft}$.
i0: Total value of internal current consumption at 5 V DC of the master backplane with the power supply unit (1).
i1: Total value of internal current consumption at 5 V DC of the 1st expansion backplane with the power supply dummy unit.
L1: Length of expansion cable between the master backplane and the 1st expansion backplane.


## Example 2:

When the power supply dummy unit is installed on the 2nd expansion backplane


## Conditions

- i0 + i1 § Rated current value of power supply unit (2)
- i1 $\leqq 1$ A
- $\mathrm{L} 2 \leqq 3 \mathrm{~m} / 9.8 \mathrm{ft}$.
i0: Total value of internal current consumption at 5 V DC of the 1st expansion backplane with the power supply unit (2).
i1: Total value of internal current consumption at 5 V DC of the 2nd expansion backplane with the power supply dummy unit.
L2: Length of the expansion cable between the 1st expansion backplane and the 2nd expansion backplane.

Refor to section 1.3.3, for detalis about the current consumption of each unit.

### 2.7 Power Supply Dummy Unit

### 2.7.2 Installing the Power Supply Dummy Unit

## Procedure:

1. Align the connector on the rear of the power supply dummy unit with the power supply connector on the expansion backplane.

Expansion backplane

2. Secure the power supply dummy unit to the expansion backplane with the installation screws provided.

### 2.8 Common Specifications of Input, Output and I/O Mixed Units



## Parts Terminology and Functions

(1) Input and output indicators Indicate the ON/OFF states of input and output.
(2) Terminal fixing screws

The terminal block can be removed by loosening the two screws.
(3) Terminal block

Input, output and power supply wiring section for the 8-point and 16-point types. Uses M3.5 pressure connection terminals (* section 4.2.1).
(4) Connectors (32-points type: 20-pin $\times 2$, 64-points type: 40-pin $\times 2$ )

Input, output and power supply wiring section for the 32-point and 64-point types. You can use either discrete-wire connectors or flat cable connectors (* section 4.4).
(5) Selector for input and output indicators

Selects the inputs and output that will be represented by the input and output indicators. When this selector is set to the up position, the input and output ON/OFF states for the first 16-point are indicated and when set to the down position, the states for the last 16-points are indicated.

### 2.8.1 Table of Input Unit Types

| Type | Number of points | Connection method | Description | Order number |
| :---: | :---: | :---: | :---: | :---: |
| DC input type | 16-point | terminal | 12 to 24 V DC, sink/source input | AFP33023-F |
|  | 32-point | connector | 12 to 24 V DC, sink/source input | AFP33024-F |
|  |  |  | 5 V DC, sink/source input | AFP33014-F |
|  | 64-point | connector | 12 to 24 V DC, sink/source input | AFP33027-F |
|  |  |  | 5 V DC, sink/source input | AFP33017-F |
|  |  |  | high-speed response type, 12 to 24 V DC, sink/source input | AFP33028-F |
|  |  |  | high-speed response type, 24 V DC, sink/source input | AFP33068-F |
| AC input type | 8-point | terminal | 100 to 120 V AC | AFP33041 |
|  |  |  | 200 to 240 V AC | AFP33051 |
|  | 16-point | terminal | 100 to 120 V AC | AFP33043 |
|  |  |  | 200 to 240 V AC | AFP33053 |

### 2.8.2 Table of Output Unit Types

| Type | Number of points | Connection method | Description | Order number |
| :---: | :---: | :---: | :---: | :---: |
| Relay output type | 16-point | terminal | without relay sockets, 2 A/point | AFP33103-F |
|  |  |  | with relay sockets, $2 \mathrm{~A} /$ point | AFP33203-F |
| Transistor (NPN open collector) output type | 16-point | terminal | 5 to 24 V DC, 0.5 A | AFP33483-F |
|  | 32-point | connector | 5 to 24 V DC, 0.1 A | AFP33484-F |
|  | 64-point |  | 5 to 24 V DC, 0.1 A | AFP33487-F |
| Transistor (PNP open collector) output type | 16-point | terminal | 5 to 24 V DC, 0.1 A | AFP33583-F |
|  | 32-point | connector | 5 to 24 V DC, 0.1 A | AFP33584-F |
|  | 64-point |  | 5 to 24 V DC, 0.1 A | AFP33587-F |
| Triac output type | 16-point | terminal | 100 to 240 V AC, 0.5 A/point | AFP33703 |

Note
The maximum load current for the transistor output type output unit will differ depending on the voltage used.
Refer to the specifications pages for each unit.

### 2.8.3 Table of I/O Mixed Unit Types

$\left.\begin{array}{|l|l|l|l|l|}\hline \text { Type } & \begin{array}{l}\text { Number } \\ \text { of points }\end{array} & \begin{array}{l}\text { Connection } \\ \text { method }\end{array} & \text { Description } & \text { Order number } \\ \hline \begin{array}{l}\text { DC input/ } \\ \text { Relay } \\ \text { output type }\end{array} & \begin{array}{l}\text { 16-point } \\ \text { l: 8 } \\ \text { O: 8 }\end{array}\end{array}\right)$

### 2.9 Input Units Specifications

### 2.9.1 16-point Type DC Input Unit

### 2.9.1.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33023-F |
| Rated input | tage | 12 to 24 V DC |
| Rated input | rent | approx. 8 mA (at 24 V DC) |
| Input imped |  | approx. $3 \mathrm{k} \Omega$ |
| Input voltag | range | 10.2 to 26.4 V DC (max. input current: 10 mA or less) |
| Min. ON vo Min. ON cu |  | $9.6 \mathrm{~V} / 4 \mathrm{~mA}$ |
| Max. OFF <br> Max. OFF |  | $2.5 \mathrm{~V} / 1 \mathrm{~mA}$ |
| Response | OFF $\rightarrow$ ON | 1.5 ms or less |
| time | ON $\rightarrow$ OFF | 2.0 ms or less |
| Internal cur consumpti | (at 5 V DC) | 60 mA or less |
| Input point | common | 8 points/common <br> Either the positive or negative of the input power supply can be connected to COM (common) terminal. |
| Connection | thod | terminal block (M 3.5 screw) |
| Weight |  | approx. $300 \mathrm{~g} / 10.582 \mathrm{oz}$ |

### 2.9.1.2 Internal Circuit Diagram



### 2.9.1.3 Pin Layout of Terminal Block



## Note

For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

### 2.9.2 32-point Type DC Input Units

### 2.9.2.1 Specifications

| Item |  | Description |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP33024-F | AFP33014-F |
| Rated input voltage |  | 12 to 24 V DC | 5 V DC |
| Rated input current |  | approx. 8 mA (at 24 V DC) | approx. 4.2 mA (at 5 V DC) |
| Input impedance |  | approx. $3 \mathrm{k} \Omega$ | approx. $1.2 \mathrm{k} \Omega$ |
| Input voltage range |  | 10.2 to 26.4 V DC | 4.25 to 5.5 V DC |
| Min. ON voltage/ Min. ON current |  | $9.6 \mathrm{~V} / 4 \mathrm{~mA}$ | $3.5 \mathrm{~V} / 3 \mathrm{~mA}$ |
| Max. OFF voltage/ Max. OFF current |  | $2.5 \mathrm{~V} / 1 \mathrm{~mA}$ | $1.5 \mathrm{~V} / 1 \mathrm{~mA}$ |
| Response time | OFF $\rightarrow$ ON | 1.5 ms or less |  |
|  | ON $\rightarrow$ OFF | 2.0 ms or less |  |
| Internal current consumption (at 5 V DC) |  | 120 mA or less |  |
| Input points per common |  | 16 points/common Either the positive or negative of the input power supply can be connected to COM (common) terminal. |  |
| Connection method |  | two 20-pin connectors |  |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |  |

When an AFP33024-F is used, keep the rate of input points per common which are simultaneously ON within the following range as determined by the ambient temperature.


### 2.9.2.2 Internal Circuit Diagram

## AFP33024-F



## AFP33014-F


2.9 Input Units Specifications

### 2.9.2.3 Pin Layout of Connector

Pin layout of first 16 points


Pin layout of last 16 points


Notes

- COM terminals for I and II are internally connected.
- COM terminals for III and IV are internally connected.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.9.3 64-point Type DC Input Units

### 2.9.3.1 Specifications

| Item |  | Description |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP33027-F | AFP33017-F |
| Rated input voltage |  | 12 to 24 V DC | 5 V DC |
| Rated input current |  | approx. 6.2 mA (at 24 V DC) | approx. 4.2 mA (at 5 V DC) |
| Input impedance |  | approx. $3.9 \mathrm{k} \Omega$ | approx. $1.2 \mathrm{k} \Omega$ |
| Input voltage range |  | 10.2 to 26.4 V DC | 4.25 to 5.5 V DC |
| Min. ON voltage/ Min. ON current |  | $9.6 \mathrm{~V} / 3 \mathrm{~mA}$ | $3.5 \mathrm{~V} / 3 \mathrm{~mA}$ |
| Max. OFF voltage/ Max. OFF current |  | $2.5 \mathrm{~V} / 1 \mathrm{~mA}$ | $1.5 \mathrm{~V} / 1 \mathrm{~mA}$ |
| Response time | OFF $\rightarrow$ ON | 1.5 ms or less |  |
|  | ON $\rightarrow$ OFF | 2.0 ms or less |  |
| Internal current consumption (at 5 V DC) |  | 230 mA or less |  |
| Input points per common |  | 32 points/common Either the positive or negative of the input power supply can be connected to COM (common) terminal. |  |
| Connection method |  | two 40-pin connectors |  |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |  |

### 2.9.3.2 Internal Circuit Diagram

## AFP33017-F/AFP33027-F


2.9 Input Units Specifications

### 2.9.3.3 Pin Layout of Connector



Pin layout of first 32 points left side connector

II


12 to
24 V DC
(AFP33027-F)
or
5 V DC
(AFP33017-F)
12 to 24 V DC (AFP33027-F) or 5 V DC (AFP33017-F)

Pin layout of last 32 points right side connector

next page

- COM terminals for I and II are internally connected.
- COM terminals for III and IV are internally connected.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.9.3.4 Internal Current Consumption Switch

The 64-point type input unit has an internal switching circuit using non-contact relays to limit the current consumption of the internal circuit as shown in the internal circuit diagram (* section 2.9.3.2).
The internal circuit can be switched using the internal current consumption switches (SW1 and SW2) on the rear of the unit. The SW1 corresponds to the circuit for the input connector (I and II) on the left side of the unit, while the SW2 corresponds to the circuit for the input connector (III and IV) on the right side of the unit.


The operation of the circuit differs as follows according to whether the internal current consumption switch is ON or OFF.

- When this switch is ON

The switching circuit is activated. A voltage with a pulse waveform is applied to the internal circuit of the 64-point type input unit.

$\rightarrow 0.5 \mid$
ms ms

- When this switch is OFF

The externally supplied voltage is applied as is to the internal circuit of the input unit. However, compared to when the this switch is ON, the internal current consumption is large so that, as shown in the graph (* section 2.9.3.5 on next page), the relative conditions become more severe.

### 2.9.3.5 Limitations on Number of Simultaneous Input ON Points

Keep the number of input points per common which are simultaneously ON within the following range as determined by the temperature.

When internal current consumption switch SW1 and SW2 are both OFF
(settings at time of shipment from the


When either internal current consumption switch SW1 or SW2 is ON


Ambient temperature (_C/_F)

There is no limit when the internal current consumption switch SW1 and SW2 are both ON.
There is no limit when using 12 V DC.

### 2.9.3.6 Notes Regarding the Internal Current Consumption Switch Settings

When using two-wire type sensor or proximity sensors, be sure to turn OFF the internal current consumption switch corresponding to the circuit connected to the sensor.
When adding an operation verification LED in parallel with the input contact, or depending on the type of sensor used, there is a danger that the current will leak into another input circuit and cause erroneous operation. When this happens, either turn OFF the internal current consumption switch to the problem circuit or insert a diode into the input circuit (* section 4.3.1.6).


## Note

The dotted line represents reversal of input voltage polarity.

### 2.9.4 64-point/High-speed Response Type DC Input Units

### 2.9.4.1 Specifications

| Item |  | Description |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP33028-F | AFP33068-F |
| Rated input voltage |  | 12 to 24 V DC | 24 V DC |
| Rated input current |  | approx. 6.2 mA (at 24 V DC) | approx. 3.5 mA (at 24 V DC ) |
| Input impedance |  | approx. $3.9 \mathrm{k} \Omega$ | approx. $6.8 \mathrm{k} \Omega$ |
| Input voltage range |  | 10.2 to 26.4 V DC | 20.4 to 26.4 V DC |
| Min. ON voltage/ Min. ON current |  | $9.6 \mathrm{~V} / 3 \mathrm{~mA}$ | $17.6 \mathrm{~V} / 3 \mathrm{~mA}$ |
| Max. OFF voltage/ Max. OFF current |  | $2.5 \mathrm{~V} / 1 \mathrm{~mA}$ | $5.0 \mathrm{~V} / 1 \mathrm{~mA}$ |
| Response time | OFF $\rightarrow$ ON | 0.1 ms or less |  |
|  | ON $\rightarrow$ OFF | 0.3 ms or less |  |
| Internal current consumption (at 5 V DC) |  | 230 mA or less |  |
| Input points per common |  | 32 points/common <br> Either the positive or negative be connected to COM (comm | of the input power supply can n) terminal. |
| Connection method |  | two 40-pin connectors |  |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |  |

### 2.9.4.2 Internal Circuit Diagram

AFP33028-F/AFP33068-F

2.9 Input Units Specifications

### 2.9.4.3 Pin Layout of Connector



Pin layout of first 32 points left side connector

II

I


12 to

24 V DC
(AFP33028-F)
or
24 V DC
(AFP33068-F)
12 to
24 V DC (AFP33028-F)
or
24 V DC (AFP33068-F)

Pin layout of last 32 points right side connector


## Notes

- COM terminals for I and II are internally connected.
- COM terminals for III and IV are internally connected.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.9.4.4 Limitations on Number of Simultaneous Input ON Points

Keep the rate of input points per common which are simultaneously ON within the following range as determined by the temperature.


### 2.9.5 8-point Type AC Input Units

### 2.9.5.1 Specifications

| Item |  | Description |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP33041 | AFP33051 |
| Rated input voltage |  | 100 to 120 V AC | 200 to 240 V AC |
| Rated input current |  | approx. 10 mA (at $100 \mathrm{~V} \mathrm{AC)}$ | approx. 10 mA (at $200 \mathrm{~V} \mathrm{AC)}$ |
| Input impedance |  | approx. $10 \mathrm{k} \Omega$ | approx. $20 \mathrm{k} \Omega$ |
| Input voltage range |  | 85 to 132 V AC (max. input current: 20 mA or less) | 170 to 264 V AC (max. input current: 20 mA or less) |
| Min. ON voltage/ Min. ON current |  | $80 \mathrm{~V} / 6 \mathrm{~mA}$ | 160 V/6 mA |
| Max. OFF voltage/ Max. OFF current |  | $30 \mathrm{~V} / 3 \mathrm{~mA}$ | $50 \mathrm{~V} / 3 \mathrm{~mA}$ |
| Response time | OFF $\rightarrow$ ON | 15 ms or less |  |
|  | ON $\rightarrow$ OFF | 30 ms or less |  |
| Internal current consumption (at 5 V DC) |  | 60 mA or less |  |
| Input points per common |  | 8 points/common |  |
| Connection method |  | terminal block (M 3.5 screw) |  |
| Weight |  | approx. $350 \mathrm{~g} / 12.346 \mathrm{oz}$ |  |

### 2.9.5.2 Internal Circuit Diagram

AFP33041/AFP33051


### 2.9.5.3 Pin Layout of Terminal Block

100 to
120 V AC (AFP33041)
or 200 to 240 V AC (AFP33051)


## Note

For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

### 2.9.6 16-point Type AC Input Units

### 2.9.6.1 Specifications

| Item |  | Description |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP33043 | AFP33053 |
| Rated input voltage |  | 100 to 120 V AC | 200 to 240 V AC |
| Rated input current |  | approx. 10 mA (at 100 V AC) | approx. 10 mA (at 200 V AC ) |
| Input impedance |  | approx. $10 \mathrm{k} \Omega$ | approx. $20 \mathrm{k} \Omega$ |
| Input voltage range |  | 85 to 132 V AC <br> (max. input current: 20 mA or less) | 170 to 264 V AC (max. input current: 20 mA or less) |
| Min. ON voltage/ Min. ON current |  | $80 \mathrm{~V} / 6 \mathrm{~mA}$ | $160 \mathrm{~V} / 6 \mathrm{~mA}$ |
| Max. OFF voltage/ Max. OFF current |  | $30 \mathrm{~V} / 3 \mathrm{~mA}$ | $50 \mathrm{~V} / 3 \mathrm{~mA}$ |
| Response time | OFF $\rightarrow$ ON | 15 ms or less |  |
|  | ON $\rightarrow$ OFF | 30 ms or less |  |
| Internal current consumption (at 5 V DC) |  | 60 mA or less |  |
| Input points per common |  | 8 points/common |  |
| Connection method |  | terminal block (M 3.5 screw) |  |
| Weight |  | approx. $350 \mathrm{~g} / 12.346 \mathrm{oz}$ |  |

## Limitations on Number of Simultaneous Input ON Points

Keep the number of input points per common which are simultaneously ON within the following range as determined by the ambient temperature.

AFP33043


Ambient temperature $\left({ }^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{F}\right.$ )

AFP33053


Ambient temperature $\left({ }^{\circ} \mathrm{C} /{ }^{\circ} \mathrm{F}\right.$ )

### 2.9.6.2 Internal Circuit Diagram

## AFP33043/AFP33053

100 to 120 V AC (AFP33043)
or
200 to 240 V AC (AFP33053)


### 2.9.6.3 Pin Layout of Terminal Block

## AFP33043/AFP33053



## Note

For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

### 2.10 Output Units Specifications

### 2.10.1 16-point Type Relay Output Units

### 2.10.1.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33103-F/AFP33203-F |
| Rated control capacity (*Note) |  | $2 \mathrm{~A} 250 \mathrm{~V} \mathrm{AC} \mathrm{(5} \mathrm{A/common)/2} \mathrm{~A} 30 \mathrm{~V}$ DC (5 A/common) |
| Response time | OFF $\rightarrow$ ON | 10 ms or less |
|  | ON $\rightarrow$ OFF | 8 ms or less |
| Life time | Mechanical | 20,000,000 operations or more |
|  | Electrical | 100, 000 operations or more |
| Internal current consumption (at 5 V DC) |  | 150 mA or less |
| Power supply for driving internal circuit | Voltage | 24 V DC $\pm 10 \%$ (21.6 to 26.4 V DC) |
|  | Current | 160 mA or less |
| Surge absorber |  | none |
| Relay socket |  | AFP33103-F: without relay socket AFP33203-F: with relay socket |
| Output points per common |  | 8 points/common |
| Connection method |  | terminal block (M 3.5 screw) |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

## Note

Resistance load

### 2.10.1.2 Internal Circuit Diagram

## AFP33103-F/AFP33203-F



### 2.10.1.3 Pin Layout of Terminal Block

AFP33103-F/AFP33203-F



## Fote

For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

### 2.10.2 16-point Type Output Unit-Transistor NPN

### 2.10.2.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33483-F |
| Rated load voltage |  | 5 to 24 V DC |
| Load voltage range |  | 4.75 to 26.4 V DC |
| Maximum load current (* Note) |  | 0.5 A (at 12 to 24 V DC), 0.1 A (at 5 V DC) |
| Maximum surge current |  | $3 \mathrm{~A}, 10 \mathrm{~ms}$ or less |
| OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
| ON state maximum voltage drop |  | 0.5 V or less |
| Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  | ON $\rightarrow$ OFF | 0.3 ms or less |
| Internal current consumption (at 5 V DC) |  | 100 mA or less |
| Power supply for driving internal circuit | Voltage | 4.75 to 26.4 V DC (* Note) |
|  | Current | 100 mA (at 24 V DC) |
| Surge absorber |  | zener diode |
| Fuse ratings |  | 5 A (AFP88042) |
| Output points per common |  | 8 points/common |
| Connection method |  | terminal block (M 3.5 screw) |
| Weight |  | approx. $350 \mathrm{~g} / 12.346 \mathrm{oz}$ |

## Note

The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.10.2.2 Internal Circuit Diagram

## AFP33483-F



### 2.10.2.3 Pin Layout of Terminal Block



Note
For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

### 2.10.3 32-point Type Output Unit-Transistor NPN

### 2.10.3.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33484-F |
| Rated load voltage |  | 5 to 24 V DC |
| Load voltage range |  | 4.75 to 26.4 V DC |
| Maximum load current (* Note) |  | 0.1 A (at 12 to 24 V DC), 50 mA (at 5V DC) |
| Maximum surge current |  | 0.3 A |
| OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
| ON state maximum voltage drop |  | 0.5 V or less |
| Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  | ON $\rightarrow$ OFF | 0.3 ms or less |
| Internal current consumption (at 5 V DC) |  | 160 mA or less |
| Power supply for driving internal circuit | Voltage | 4.75 to 26.4 V DC (* Note) |
|  | Current | 100 mA (at 24 V DC) |
| Surge absorber |  | zener diode |
| Fuse ratings |  | none |
| Output points per common |  | 16 points/common |
| Connection method |  | two 20-pin connectors |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

[^1]The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.10.3.2 Internal Circuit Diagram



### 2.10.3.3 Pin Layout of Connector

Pin layout of first 16 points


Pin layout of last 16 points

## Notes

- Although $\oplus$ (10A, 10B) and $\ominus$ (9A, 9B) terminals are connected with the same connector. It is recommended that they also be connected externally.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.10.4 64-point Type Output Unit-Transistor NPN

### 2.10.4.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33487-F |
| Rated load voltage |  | 5 to 24 V DC |
| Load voltage range |  | 4.75 to 26.4 V DC |
| Maximum load current (* Note) |  | 0.1 A (at 12 to 24 V DC), 50 mA (at 5 V DC) |
| Maximum surge current |  | 0.3 A |
| OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
| ON state maximum voltage drop |  | 0.5 V or less |
| Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  | ON $\rightarrow$ OFF | 0.3 ms or less |
| Internal current consumption (at 5 V DC) |  | 250 mA or less |
| Surge absorber |  | zener diode |
| Fuse ratings |  | none |
| Output points per common |  | 32 points/common |
| Connection method |  | two 40-pin connectors |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

Note
The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.10.4.2 Internal Circuit Diagram



### 2.10.4.3 Pin Layout of Connector

Pin layout of first 32 points


Pin layout of last 32 points


## Notes

- Although $\oplus$ and $\ominus$ pins are connected with the same connector. It is recommended that they also be connected externally.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.10.5 16-point Type Output Unit-Transistor PNP

### 2.10.5.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33583-F |
| Rated load voltage |  | 5 to 24 V DC |
| Load voltage range |  | 4.75 to 26.4 V DC |
| Maximum load current (* Note) |  | 0.5 A (at 24 V DC), 0.3 A (at 12 V DC), 0.1 A (at 5 V DC) |
| Maximum surge current |  | $5 \mathrm{~A}, 100 \mathrm{~ms}$ or less |
| OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
| ON state maximum voltage drop |  | 0.5 V or less |
| Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  | ON $\rightarrow$ OFF | 0.3 ms or less |
| Internal current consumption (at 5 V DC) |  | 120 mA or less |
| Power supply for driving internal circuit | Voltage | 4.75 to 26.4 V DC (* Note.) |
|  | Current | 200 mA (at 24 V DC) |
| Surge absorber |  | zener diode |
| Fuse ratings |  | 5 A (1 piece/common) |
| Output points per common |  | 8 points/common |
| Connection method |  | terminal block (M 3.5 screw) |
| Weight |  | approx. $350 \mathrm{~g} / 12.346 \mathrm{oz}$ |

Note
The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.10.5.2 Internal Circuit Diagram

AFP33583-F


### 2.10.5.3 Pin Layout of Terminal Block



## Note

For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

### 2.10.6 32-point type Output Unit-Transistor PNP

### 2.10.6.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33584-F |
| Rated load voltage |  | 5 to 24 V DC |
| Load voltage range |  | 4.75 to 26.4 V DC |
| Maximum load current (* Note) |  | 0.1 A (at 12 to 24 V DC) |
| Maximum surge current |  | 0.3 A |
| OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
| ON state maximum voltage drop |  | 0.5 V or less |
| Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  | ON $\rightarrow$ OFF | 0.3 ms or less |
| Internal current consumption (at 5 V DC) |  | 160 mA or less |
| Power supply for driving internal circuit | Voltage | 4.75 to 26.4 V DC (* Note) |
|  | Current | 100 mA (at 24 V DC) |
| Surge absorber |  | zener diode |
| Fuse ratings |  | none |
| Output points per common |  | 16 points/common |
| Connection method |  | two 20-pin connectors |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

## Note

The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.10.6.2 Internal Circuit Diagram

AFP33584-F


### 2.10.6.3 Pin Layout of Connector

Pin layout of first 16 points


Pin layout of last 16 points


## Notes

- Although $\oplus$ pins for I, II, III, IV and $\ominus$ pins for I, II, III, IV are internaily connected.
It is recommended that they also be connected externally.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.10.7 64-point Type Output Unit-Transistor PNP

### 2.10.7.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33587-F |
| Rated load voltage |  | 5 to 24 V DC |
| Load voltage range |  | 4.75 to 26.4 V DC |
| Maximum load current (* Note) |  | 0.1 A (at 12 to 24 V DC), 50 mA (at 5 V DC) |
| Maximum surge current |  | 0.3 A |
| OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
| ON state maximum voltage drop |  | 0.5 V or less |
| Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  | ON $\rightarrow$ OFF | 0.3 ms or less |
| Internal current consumption (at 5 V DC) |  | 250 mA or less |
| Surge absorber |  | zener diode |
| Fuse ratings |  | none |
| Output points per common |  | 32 points/common |
| Connection method |  | two 40-pin connectors |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

Note
The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.10.7.2 Internal Circuit Diagram

AFP33587-F


### 2.10.7.3 Pin Layout of Connector



## Notes

- Although $\oplus$ pins and $\ominus$ pins are internally connected. It is recommended that they also be connected externally.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.10.8 16-point Type Triac Output Unit

### 2.10.8.1 Specifications

| Item |  | Description |
| :---: | :---: | :---: |
| Order number |  | AFP33703 |
| Rated load voltage |  | 100 to 240 V AC, $50 / 60 \mathrm{~Hz}$ |
| Load voltage range |  | 85 to 264 V AC |
| Maximum load current |  | 0.5 A/point, $2 \mathrm{~A} /$ common |
| Maximum surge current |  | $15 \mathrm{~A}, 100 \mathrm{~ms}$ or less |
| Minimum load current |  | 25 mA |
| OFF state leakage current |  | 3 mA or less (at 240 V AC) |
| ON state maximum voltage drop |  | 2.5 V or less ( 0.1 A or less) 1.5 V or less (0.1 A to 0.5 A) |
| Response time | OFF $\rightarrow$ ON | 1 ms or less |
|  | ON $\rightarrow$ OFF | 0.5 cycle +1 ms or less |
| Internal current consumption (at 5 V DC) |  | 200 mA or less |
| Surge absorber |  | varistor |
| Fuse ratings |  | 5 A (1 piece/common) |
| Output points per common |  | 8 points/common |
| Connection method |  | terminal block (M 3.5 screw) |
| Weight |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

### 2.10.8.2 Internal Circuit Diagram

## AFP33703


2.10.8.3 Pin Layout of Terminal Block


Note
For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

### 2.11 I/O Mixed Units Specifications

### 2.11.1 64-point Type I/O Mixed Unit-DC Input/Transistor NPN

### 2.11.1.1 Specifications

| Item |  |  | Description |
| :---: | :---: | :---: | :---: |
| Order number |  |  | AFP33428-F |
| Input | Number of input points |  | 32 points |
|  | Rated input voltage |  | 12 to 24 V DC |
|  | Rated input current |  | approx. 6.2 mA (at 24 V DC) |
|  | Input impedance |  | approx. $3.9 \mathrm{k} \Omega$ |
|  | Input voltage range |  | 10.2 to 26.4 V DC |
|  | Min. ON voltage/Min. ON current |  | $9.6 \mathrm{~V} / 3 \mathrm{~mA}$ |
|  | Max. OFF voltage/Max. OFF current |  | $2.5 \mathrm{~V} / 1 \mathrm{~mA}$ |
|  | Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  |  | ON $\rightarrow$ OFF | 0.3 ms or less |
|  | Input points per common |  | 32 points/common Either the positive or negative of the input power supply can be connected to COM (common) terminal. |
| Output | Number of output points |  | 32 points |
|  | Rated load voltage |  | 5 to 24 V DC |
|  | Load voltage range |  | 4.75 to 26.4 V DC |
|  | Maximum load current |  | 0.1 A (at 12 to 24 V DC), 50 mA (at 5 V DC) |
|  | Maximum surge current |  | 0.3 A or less |
|  | OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
|  | ON state maximum voltage drop |  | 0.5 V or less |
|  | Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  |  | ON $\rightarrow$ OFF | 0.3 ms or less |
|  | Power supply for driving internal circuit | Voltage | 4.75 to 26.4 V DC |
|  |  | Current | 100 mA (at 24 V DC) |
|  | Surge absorber |  | zener diode |
|  | Fuse ratings |  | none |
|  | Output points per common |  | 32 points/common |
| Internal current consumption (at 5 V DC) |  |  | 230 mA or less |
| Connection method |  |  | two 40-pin connectors |
| Weight |  |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

### 2.11.1.2 Internal Circuit Diagram

## AFP33428-F <br> Input section (left side connector)



## Note

Keep the rate of input points per common which are simultaneously ON within the following range as determined by the temperature.


Output section (right side connector)


1 next page
2.11 I/O Mixed Units Specifications

## Note

The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.11.1.3 Pin Layout of Connector



next page
2.11 I/O Mixed Units Specifications
$\sqrt{3}$ Notes

- COM pins for I and for II are internally connected.
- Although $\oplus$ pins and $\ominus$ pins for III and for IV are internally connected. It is recommended that they also be connected externally.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.11.2 64-point Type I/O Mixed Unit-DC Input/Transistor PNP

### 2.11.2.1 Specifications

| Item |  |  | Description |
| :---: | :---: | :---: | :---: |
| Order number |  |  | AFP33528-F |
| Input | Number of input points |  | 32 points |
|  | Rated input voltage |  | 12 to 24 V DC |
|  | Rated input current |  | approx. 6.2 mA (at 24 V DC) |
|  | Input impedance |  | approx. $3.9 \mathrm{k} \Omega$ |
|  | Input voltage range |  | 10.2 to 26.4 V DC |
|  | Min. ON voltage/Min. ON current |  | $9.6 \mathrm{~V} / 3 \mathrm{~mA}$ |
|  | Max. OFF voltage/Max. OFF current |  | $2.5 \mathrm{~V} / 1 \mathrm{~mA}$ |
|  | Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  |  | ON $\rightarrow$ OFF | 0.3 ms or less |
|  | Input points per common |  | 32 points/common Either the positive or negative of the input power supply can be connected to COM (common) terminal. |
| Output | Number of output points |  | 32 points |
|  | Rated load voltage |  | 5 to 24 V DC |
|  | Load voltage range |  | 4.75 to 26.4 V DC |
|  | Maximum load current |  | 0.1 A (at 12 to 24 V DC), 50 mA (at 5 V DC) |
|  | Maximum surge current |  | 0.3 A or less |
|  | OFF state leakage current |  | $100 \mu \mathrm{~A}$ or less |
|  | ON state maximum voltage drop |  | 0.5 V or less |
|  | Response time | OFF $\rightarrow$ ON | 0.1 ms or less |
|  |  | ON $\rightarrow$ OFF | 0.3 ms or less |
|  | Power supply for driving internal circuit | Voltage | 4.75 to 26.4 V DC |
|  |  | Current | 100 mA (at 24 V DC) |
|  | Surge absorber |  | zener diode |
|  | Fuse ratings |  | none |
|  | Output points per common |  | 32 points/common |
| Internal current consumption (at 5 V DC) |  |  | 230 mA or less |
| Connection method |  |  | two 40-pin connectors |
| Weight |  |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

### 2.11.2.2 Internal Circuit Diagram

## AFP33528-F

Input section (left side connector)


Note
Keep the rate of input points per common which are simultaneously ON within the following range as determined by the temperature.


Output section (right side connector)


The load current will vary depending on the power supply for driving the internal circuit. Adjust the load current referring to the following range.


### 2.11.2.3 Pin Layout of Connector



1 next page
2.11 I/O Mixed Units Specifications
$\sqrt{3}$ Notes

- COM pins for I and for II are internally connected.
- Although $\oplus$ pins and $\ominus$ pins for III and for IV are internally connected. It is recommended that they also be connected externally.
- For more information regarding the applicable connectors and terminals, refer to section 4.4.


### 2.11.3 16-point Type I/O Mixed Unit-DC Input/Relay Output

### 2.11.3.1 Specifications

| Item |  |  | Description |
| :---: | :---: | :---: | :---: |
| Order number |  |  | AFP33223-F |
| Input | Number of input points |  | 8 points |
|  | Rated input voltage |  | 12 to 24 V DC |
|  | Rated input current |  | approx. 8 mA (at 24 V DC ) |
|  | Input impedance |  | approx. $3 \mathrm{k} \Omega$ |
|  | Input voltage range |  | 10.2 to 26.4 V DC (max. input current: 10 mA ) |
|  | Min. ON voltage/Min. ON current |  | $9.6 \mathrm{~V} / 4 \mathrm{~mA}$ |
|  | Max. OFF voltage/Max. OFF current |  | $2.5 \mathrm{~V} / 1 \mathrm{~mA}$ |
|  | Response time | OFF $\rightarrow$ ON | 1.5 ms or less |
|  |  | ON $\rightarrow$ OFF | 2.0 ms or less |
|  | Input points per common |  | 8 points/common Either the positive or negative of the input power supply can be connected to COM (common) terminal. |
| Output | Number of output points |  | 8 points |
|  | Rated control capacity |  | 2 A 250 V AC (5 A/common), 2 A 30 V DC ( $5 \mathrm{~A} /$ common) |
|  | Response time | OFF $\rightarrow$ ON | 10 ms or less |
|  |  | ON $\rightarrow$ OFF | 8 ms or less |
|  | Life time | Mechanical | 20,000,000 operations or more |
|  |  | Electrical | 100,000 operations or more |
|  | Power supply for driving internal circuit | Voltage | 24 V DC $\pm 10 \%$ (21.6 to 26.4 V DC) |
|  |  | Current | 80 mA or less |
|  | Surge absorber |  | none |
|  | Relay socket |  | with relay socket |
|  | Output points per common |  | 8 points/common |
| Internal current consumption (at 5 V DC) |  |  | 150 mA or less |
| Connection method |  |  | terminal block (M 3.5 screw) |
| Weight |  |  | approx. $400 \mathrm{~g} / 14.110 \mathrm{oz}$ |

2.11 I/O Mixed Units Specifications

### 2.11.3.2 Internal Circuit Diagram



### 2.11.3.3 Pin Layout of Terminal Block



250 V AC, 2 A
30 V DC, 2 A

For more information regarding the applicable pressure connection (crimp) terminals and wiring, refer to section 4.5.

## Chapter 3

## I/O Allocation

3.1 Fundamentals of I/O Allocation
(Automatic Allocation)
3-3
3.1.1 Example of Automatic Allocation ..... 3-3
3.1.2 Using Automatic Allocation ..... 3-4
3.1.3 Procedure for Automatic Allocation ..... 3-5
3.2 Arbitrary Allocation With NPST-GR ..... 3-6
3.2.1 Example of Arbitrary Allocation With NPST-GR ..... 3-6
3.2.2 Using Arbitrary Allocation ..... 3-7
3.2.3 Procedure of Arbitrary Allocation ..... 3-8
3.3 Registration of I/O Mount Allocation ..... 3-9
3.3.1 Registration Method of Mount State ..... 3-9
3.3.1.1 Using Registration of I/O Allocation ..... 3-9
3.3.1.2 Clearing Registered Content ..... 3-10
3.4 Table of I/O Occupied Points ..... 3-11

### 3.1 Fundamentals of I/O Allocation (Automatic Allocation)

### 3.1.1 Example of Automatic Allocation


3.1 Fundamentals of I/O Allocation (Automatic Allocation)

### 3.1.2 Using Automatic Allocation

The I/O number is determined by the unit installation location and allocated in order starting from the left side (slot 0) of the master backplane.
I/O points are allocated for each unit according to its own I/O occupation (* section 3.4). In the table of section 3.4, the occupied points are expressed in the following fashion for convenience.

## How to express the occupied points



16 points are allocated for the free slot.
All backplanes, including 3- and 5-slot types, are regarded as 8-slot types, and slots which do not actually exist are regarded as open slots.
On 5-slot type backplane, the 3 remaining slots, which actually do not exist, are allocated each with 16 points.
On 3-slot type backplane, the 5 remaining slots, which actually do not exist, are allocated each with 16 points.
Expansion backplane allocation can be performed in the order of the numbers of the board number setting switches.

How to count the I/O numbers (relay numbers)
Since I/O number are handled in units of 16 points, they are expressed as a combination of decimal and hexadecimal numbers as shown below.

## <Example>



### 3.1.3 Procedure for Automatic Allocation

Automatic allocation is performed automatically when the power supply is turned ON. If you have already set arbitrary allocation (* section 3.2) or the I/O mount allocation (* section 3.3), the I/O allocation will be performed according to those settings. If you want to return to automatic allocation, initialize the system register (* section 3.3.1.2).

### 3.2 Arbitrary Allocation With NPST-GR

### 3.2.1 Example of Arbitrary Allocation With NPST-GR



### 3.2.2 Using Arbitrary Allocation

You have the following advantages when you use the NPST-GR software to perform arbitrary allocation.
For link unit and C.C.U. (computer communication unit), etc., that do not require actual $\mathrm{I} / \mathrm{Os}$, the number of I/O points can be set to 0 , and the I/O numbers will be renumbered accordingly. (Use the NPST-GR setting: OSE).
For the 5 -slot type backplanes, the number of I/O points for the 3 slots which do not actually exist can be set to 0 and the I/O numbers will be renumbered accordingly.
For the 3 -slot type backplanes, the number of I/O points for the 5 slots which do not actually exist can be set to 0 and the I/O numbers will be renumbered accordingly. (Use the NPST-GR setting: OE).
For free slots, I/O points can be allocated for I/O units that will be installed later. For example, if a 32-point or 64-point unit will be added in the future, the addition of the unit will not affect the $\mathrm{I} / \mathrm{O}$ numbers for the subsequent units.
When there is a possibility that the number of I/O points will increase, but the type of unit has not yet been decided, an indeterminate number of points can be allocated.
In this example, because 64 points (64Y) have been allocated in the free slot, a 16-point, 32-point or 64-point output unit can be selected. The addition of the unit will not affect the I/O numbers for the subsequent units.

Note
When arbitrary allocation is not used, $\mathrm{I} / \mathrm{Os}$ will be allocated automatically according to the automatic allocation.

### 3.2.3 Procedure of Arbitrary Allocation

You can use the NPST-GR software. If you want to use NPST-GR software, read the NPST-GR manuals.

## Procedure:

1. Set the NPST-GR to OFFLINE mode.
2. Press the <ESC> key to display the "NPST MENU." Select "ALLOCATE I/O MAP" from "PLC CONFIGURATION" of the menu and press the <ESC> key.
<Settings for the example on page 3-6>
3. Set the number of slots to 24 . (The slots will be set at 8 slots per one backplane.)

4. Allocations will be performed for each unit according to the settings.

5. After the allocations are completed, register the contents of allocation by pressing the <Ctrl> and <f1> keys simultaneously. The registered settings can be written to the FP3/FP10SH CPU together with the program.
The system will operate according to the I/O allocation.

## Writing contents of arbitrary allocation on the NPST-GR screen

1. Press the <ESC> key to display the "NPST MENU."
2. Select "PROGRAM MANAGER" then "LOAD A PROGRAM TO PLC", and press the <ESC> key. The program is transferred to the FP3/FP10SH CPU, and the contents of allocation are simultaneously written to the FP3/FP10SH CPU as part of its system register settings.

### 3.3 Registration of I/O Mount Allocation

### 3.3.1 Registration Method of Mount State

## Registering with NPST-GR

## Procedure:

1. Set the mode selector of CPU to the PROG. mode and set the NPST-GR to online mode.
2. Press the <ESC> key to display the "NPST MENU." Select "ALLOCATE I/O MAP" from the "PLC CONFIGURATION", and press the <ENTER> key.
3. Then press < 10 (LD I/O) > key to register the current I/O mapping.
4. Verify that "OK? (Y/N)" appears, and then press the $<Y>$ key. By selecting " $Y$ " in the screen, the unit currently mounted is read to the NPST-GR screen, and the contents of allocation are recorded to the CPU at the same time. The contents recorded at this time are the same as the contents for automatic allocation.

## Registering with FP programmer II Ver. 2

Perform the following key operations.
The contents recorded at this time are the same as the contents for automatic allocation.


### 3.3.1.1 Using Registration of I/O Allocation

The registration of I/O allocation refers to the registration of the I/O numbers assigned to each unit in the system registers of the CPU.
For automatic allocation (* section 3.1), the allocation depends on the state of the installed units when the power is turned ON. However, if the I/O allocations are registered, the I/O numbers will not be shifted even if there are mistakes in the installation of the units.
Arbitrary allocation (* section 3.2 ) is registered in the CPU at the same time the program is written, so there is no need for the registration operation.

- It is not absolutely necessary to perform the registration of I/O allocation. If the allocation is not registered, the system will operate according to the automatic allocations.
- If the I/O allocation is registered, correct operation will not be possible if units are changed or mount positions are changed after registration. Redo the registration if the installation conditions do match the contents of the registration.


### 3.3.1.2 Clearing Registered Content

The registered content is cleared by initializing system register.
Note that the contents of all the system registers will be reset when you initialize system register.
Clearing content using NPST-GR
Procedure:

1. Set the NPST-GR to ONLINE monitor.
2. Press the <ESC> key to display the "NPST MENU." Select "SYSTEM REGISTER" from the "PLC CONFIGURATION" of the NPST menu, and press the <ENTER> key.
3. press <F2 (INT)> key.
4. Verify that "INITIALIZE? (Y/N)" is displayed, and press the < $Y>$ key. The contents of the system register will be cleared.

Clearing content using FP programmer
Perform the following key operations.
$5\left(\begin{array}{l}(-) \\ \text { OP }\end{array} 5\right.$ ENT WRT

### 3.4 Table of I/O Occupied Points

| Name |  |  |  | Order number <br> AFP33023-F | I/O occupied <br> point <br> $16 X$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input unit | DC input | 16-point, terminal | 12 to 24 V DC |  |  |
|  |  | 32-point, connector | 12 to 24 V DC | AFP33024-F | 32X |
|  |  |  | 5 V DC | AFP33014-F |  |
|  |  | 64-point, connector | 12 to 24 V DC | AFP33027-F | 64X |
|  |  |  |  | AFP33028-F |  |
|  |  |  | 24 V DC | AFP33068-F |  |
|  |  |  | 5 V DC | AFP33017-F |  |
|  | AC input | 8-point, terminal | 100 to 120 V AC | AFP33041 | 16X |
|  |  |  | 200 to 240 V AC | AFP33051 |  |
|  |  | 16-point, terminal | 100 to 120 V AC | AFP33043 | 16X |
|  |  |  | 200 to 240 V AC | AFP33053 |  |
| Output unit | Relay output | 16-point, terminal | With relay socket | AFP33203-F | 16Y |
|  |  |  | Without relay socket | AFP33103-F |  |
|  | Transistor output | 16-point, terminal | NPN open collector | AFP33483-F | 16 Y |
|  |  |  | PNP open collector | AFP33583-F |  |
|  |  | 32-point, connector | NPN open collector | AFP33484-F | 32Y |
|  |  |  | PNP open collector | AFP33584-F |  |
|  |  | 64-point, connector | NPN open collector | AFP33487-F | 64Y |
|  |  |  | PNP open collector | AFP33587-F |  |
|  | Triac output | 16-point, terminal |  | AFP33703 | 16Y |
| I/O mixed unit | DC input/ relay output type | 16-point, terminal |  | AFP33223-F | $\begin{aligned} & 16 \mathrm{X} \\ & 16 \mathrm{Y} \end{aligned}$ |
|  | DC input/ transistor (NPN) output | 64-point, connector |  | AFP33428-F | $\begin{aligned} & 32 X \\ & 32 Y \end{aligned}$ |
|  | DC input/ transistor (PNP) output | 64-point, connector |  | AFP33528-F | $\begin{aligned} & 32 X \\ & 32 Y \end{aligned}$ |

next page

| Name |  |  | Order | I/O occupied |
| :---: | :---: | :---: | :---: | :---: |
| A/D converter unit | 4-channel | Standard type | AFP3400 | 16SX |
|  | 8-channel | G-type | AFP3402 | $\begin{aligned} & \text { 16SE (OSE) } \\ & \text { (* Note 1) } \end{aligned}$ |
|  |  |  | AFP3403 |  |
|  |  |  | AFP3405 |  |
|  | 8-channel | I-type | AFP3406 |  |
|  |  |  | AFP3407 |  |
|  |  |  | AFP3408 |  |
| D/A converter unit | 2-channel | Standard type | AFP3410 | 16SX |
|  |  |  | AFP3411 |  |
|  | 2-channel | I-type | AFP3412 | $\begin{aligned} & \text { 16SE (OSE) } \\ & \text { (* Note 1) } \end{aligned}$ |
|  |  |  | AFP3413 |  |
|  |  |  | AFP3416 |  |
|  |  |  | AFP3417 |  |
|  | 4-channel | I-type | AFP3414 |  |
|  |  |  | AFP3415 |  |
|  |  |  | AFP3418 |  |
|  |  |  | AFP3419 |  |
| R.T.D. input unit |  |  | AFP3420 | 16SX |
| Thermocouple input unit |  |  | AFP3421 | 16SX |
| Serial data unit |  |  | AFP3460 | $\begin{aligned} & \text { 16SX } \\ & \text { 16SY } \end{aligned}$ |
| Data process unit |  |  | AFP3461 |  |
| High-speed counter unit |  | 1-channel type | AFP3621 |  |
|  |  | 2-channel type | AFP3622 |  |
| Pulse output unit |  |  | AFP3480 | 16SX/16SY |
| Positioning unit E-type |  |  | AFP3431E | 16SX/16SY |
|  |  |  | AFP3432E | 32SX/32SY |
| Positioning unit F-type |  |  | AFP3431 | $\begin{aligned} & \text { 16SX } \\ & \text { 16SY } \end{aligned}$ |
|  |  |  | AFP3434 |  |
|  |  |  | AFP3432 | $\begin{aligned} & \text { 32SX } \\ & 32 S Y \end{aligned}$ |
|  |  |  | AFP3435 |  |
|  |  |  | AFP3436 |  |
| Interrupt unit |  |  | AFP3452 | 16SX |
| MEWNET-TR transmitter master unit |  |  | AFP3750 | 0X to 128X <br> OY to 128Y <br> (* Note 2) |
| MEWNET-F master unit |  |  | AFP3742 | $\begin{aligned} & \text { 16SE (OSE) } \\ & \text { (* Note 1) } \end{aligned}$ |
| MEWNET-W link unit |  |  | AFP3720 |  |

next page
$\left.\begin{array}{|l|l|l|}\hline \text { Name } & \begin{array}{l}\text { Order } \\ \text { number }\end{array} & \begin{array}{l}\text { I/O occupied } \\ \text { point }\end{array} \\ \hline \text { MEWNET-P link unit } & \text { AFP3710 } & \text { 16SE (0SE) } \\ \hline \text { C-NET link unit } & \text { AFP3463 } & \text { (* Note 1) }\end{array}\right\}$

## Notes

- (*1): The number of I/O occupied points that units marked "16SE (OSE)" possess can be set to 0 using arbitrary allocation in the NPST-GR.
- (*2): I/O allocation for a MEWNET-TR transmitter master unit vary depending on the unit settings.
- The occupied I/O points are expressed in the following fashion for convenience.

| 16 | S | X |
| :---: | :---: | :---: |
| I/O occupation points 16, 32, 64, 128 |  |  |
| Type of unit Nil: I/O unit S: Intelligent unit |  |  |
| Type of I/O <br> X: Input, Y: Output, E: with | tt I/Os |  |

### 3.4 Table of I/O Occupied Points

## Chapter 4

## Installation and Wiring

4.1 Installation
4-3
4.1.1 Installation Space and Environment . 4-3
4.1.1.1 Setting the Board Number . 4 - 6
4.1.2 Mounting Method . . . . . . . . . . . . . . . . 4-7
4.1.3 Connecting Expansion Cable ...... 4-9
4.1.4 Connecting Backup Battery ....... 4 - 10
4.2 Power Supply Wiring . . . . . . . . . . . . . . . . . . . 4-11
4.2.1 Wiring the Power Supply to the
Power Supply Unit . . . . . . . . . . . . 4-11
4.2.2 Grounding . . . . . . . . . . . . . . . . . . . . . 4 - 13
4.3 Wiring Input and Output . . . . . . . . . . . . . . . . . 4-14
4.3.1 Input Wiring . . . . . . . . . . . . . . . . . . . . 4 - 14
4.3.1.1 Sensors .................. . 4 - 14
4.3.1.2 AC Input Devices ........ . 4-15
4.3.1.3 LED-Equipped
$\quad$ Reed Switch .............. . 4 - 15
4.3.1.4 Two-Wire Type Sensor . . . 4 - 15
4.3.1.5 $\begin{aligned} & \text { LED-Equipped } \\ & \text { Limit Switch . . . . . . . . . . . . } 4 \text { - } 16\end{aligned}, ~$

4.3.2 Output Wiring ....................... . 4-18
$\begin{array}{ll}\text { 4.3.2.1 } & \begin{array}{l}\text { Protective Circuit for } \\ \text { Inductive Loads . . . . . . . . . . } 4-18\end{array}\end{array}$

4.3.2.3 Precautions for Overload . $4-19$

ITs next page
4.3.2.4 Precautions for Leakage Current ..... $4-19$
4.3.3 Cautions Regarding Input and Output Units ..... $4-20$
4.4 Wiring the Connector Type I/O Units ..... 4-21
4.4.1 Wiring the Connector Type Units ..... 4-21
4.4.2 Connecting the Terminals ..... 4-24
4.4.2.1 CT-2 Connector Terminal ..... 4-24
4.4.2.2 RT-2 Relay Terminal ..... 4-27
4.4.3 Connecting the Cable With Pressure Connection Terminal ..... 4-29
4.4.4 Connecting with Connector for Wire-pressed Terminal Cable ..... $4-31$
4.4.5 Connecting with Flat Cable Connector ..... $4-33$
4.5 Wiring the Terminal Type I/O Units ..... 4-35
4.5.1 Wiring the Terminal Type Units ..... 4-35
4.6 Safety Measures ..... $4-36$
4.6.1 Safety Instructions ..... $4-36$
4.6.1.1 Precautions Regarding System Design ..... $4-36$
4.6.1.2 Interlock Circuit ..... 4-36
4.6.1.3 Emergency Stop Circuit ..... 4-36
4.6.1.4 Start Up Sequence ..... 4-36
4.6.1.5 Alarm Function ..... 4-37
4.6.2 Momentary Power Failures ..... 4-37
4.6.3 Alarm Output ..... $4-37$
4.6.3.1 Watchdog Timer ..... $4-38$

### 4.1 Installation

### 4.1.1 Installation Space and Environment

## Dimensions

Master backplane

(unit: mm/in.)

| Type | Overall length <br> A (mm/in.): | Mounting hole <br> pitch <br> B (mm/in.): |
| :--- | :--- | :--- |
| 3-slot type | $260 / 10.236$ | $245 / 9.646$ |
| 5-slot type | $330 / 12.992$ | $315 / 12.402$ |
| 8-slot type | $435 / 17.126$ | $420 / 16.535$ |

Expansion backplane

(unit: mm/in.)

| Type | Overall length <br> A (mm/in.): | Mounting hole <br> pitch <br> B (mm/in.): |
| :--- | :--- | :--- |
| 3-slot type | $260 / 10.236$ | $245 / 9.646$ |
| 5-slot type | $330 / 12.992$ | $315 / 12.402$ |
| 8-slot type | $435 / 17.126$ | $420 / 16.535$ |

### 4.1 Installation

## Installation Space


(*): When using the MEWNET-P link unit: $80 \mathrm{~mm} / 3.15 \mathrm{in}$. or more
$100 \mathrm{~mm} / 3.937 \mathrm{in}$. or more


Leave at least $50 \mathrm{~mm} / 1.97 \mathrm{in}$. of space between the peripheral ducts of the unit and other devices to allow heat radiation and unit replacement.
Leave some further space, as indicated below, around the lower section when using a link unit.
When using the MEWNET-P link unit: $80 \mathrm{~mm} / 3.15 \mathrm{in}$. or more
When installing devices facing the FP3/FP10SH such as on the door of the panel, leave a space of at least $100 \mathrm{~mm} / 3.94 \mathrm{in}$. between that device and the unit to avoid the effects of heat or radiated noise.
next page

Although the depth of the unit is $120 \mathrm{~mm} / 4.724$ in., leave a space of at least 200 $\mathrm{mm} / 7.87$ in. from the mounting surface for programming tool connections and wiring.


Approx. 190 mm/7.480 in.

## Avoid installing the unit in the following locations:

- Ambient temperatures outside the range of 0 to $55^{\circ} \mathrm{C} / 32$ to $131^{\circ} \mathrm{F}$
- Ambient humidity outside the range of 30 to $85 \%$ RH
- Sudden temperature changes causing condensation
- Inflammable or corrosive gases
- Excessive airborne dust or metal particles
- Benzine, paint thinner, alcohol, other organic solvents or strong alkaline solutions such as ammonia or caustic soda
- Excessive vibration or shock
- Direct sunlight
- Water in any from including spray or mist


## Avoid noise interference from the following items:

- Influence from power transmission lines, high voltage equipment, power cables, power equipment, radio transmitters, or any other equipment that generates high switching surges.


### 4.1 Installation

## Measures regarding heat discharge

Install as shown below, for heat radiation.


Do not install the FP3/FP10SH unit as shown below.


Do not install the unit above devices which generate heat such as heaters, transformers or large scale resistors.

### 4.1.1.1 Setting the Board Number

Set the board numbers in order starting with backplane nearest to the master backplane. Start with board number 1.

## <Example> FP10SH

Board number


### 4.1.2 Mounting Method

## Mounting hole dimensions


(unit: mm/in.)

| Type | Number of slot | Order number | A (mm/in.) | B (mm/in.) |
| :--- | :--- | :--- | :--- | :--- |
| Master <br> backplane | 3-slot | AFP3505-F | $260 / 10.236$ | $245 / 9.646$ |
|  | 5-slot | AFP3501-F | $330 / 12.992$ | $315 / 12.402$ |
|  | 8-slot | AFP3502-F | $435 / 17.126$ | $420 / 16.535$ |
| Expansion <br> backplane | 3-slot | AFP3506-F | $260 / 10.236$ | $245 / 9.646$ |
|  | 5-slot | AFP3503-F | $330 / 12.992$ | $315 / 12.402$ |
|  | 8-slot | AFP3504-F | $435 / 17.126$ | $420 / 16.535$ |

Mount the backplane using M5 screws according to the following procedure

## Procedure:

1. Lightly secure the upper part of the backplane using the mounting holes.
2. Align the mounting holes for the lower part and secure.
3. Tighten the upper screws.


### 4.1 Installation

Install each unit using the supplied screws according to the following procedure.
Procedure:

1. Fit the two unit tabs into the unit holes on the backplane.

2. Push the unit in the direction of the arrow and install onto the backplane.

3. After properly installing the unit to the backplane, secure the mounting screw at the top.
Secure the power supply unit and CPU with screws at both the top and bottom.


### 4.1.3 Connecting Expansion Cable

The expansion cables are directional and are equipped with a key to prevent erroneous insertion.
Connect so that the IN and OUT marks on the cable match the IN and OUT marks on the backplane.


Insert the expansion cables firmly until they click into place.
When removing the cable, hold down the springs on the side of the cable connector to release it from the locked condition and pull out the expasion cable.


## Notes

- Leave on the dust proofing label on the upper surface of the unit until the wiring work is finished.
- Leave the connector covers on any unused slots to protect them from dust.
The same for the connector of expansion cable.


### 4.1.4 Connecting Backup Battery

The internal RAM of the CPU is backed up by the internal battery of the unit. Verify that it is properly connected before programming.

## Procedure:

## 1. Turn OFF power.

2. Open the cover of CPU.
3. Securely connect the backup battery connector.
4. When closing the cover, make sure it does not bite into the lead wire.
5. Turn ON power.

FP3


FP10SH


### 4.2 Power Supply Wiring

### 4.2.1 Wiring the Power Supply to the Power Supply Unit

Pin layout of power supply unit (AFP3631 is used for the example below.)


Line ground and frame ground terminals


Service power supply terminal (only on the AFP3631)
Connected to the various I/O units. Can draw a 24 V power supply. Do not connect servie power supplies to each other, or in parallel with other power supplies.
ALARM output terminal An alarm output can be output when the ALARM condition occurs. (* section 4.6.3) $=$

## Power supply voltage

Verify that the power supply voltage is within allowable limits.

| Type | Order number | Rated input voltage | Operating voltage range |
| :--- | :--- | :--- | :--- |
| AC type | AFP3631, AFP3638 | 100 to 120 V AC | 85 to 132 V AC |
|  |  | 200 to 240 V AC | 170 to 264 V AC |
| DC type | AFP3634 | 24 V DC | 16.8 to 28.8 V DC |

For the AFP3631 and AFP3638, switch between 100 V AC and 200 V AC with the voltage switch terminal.

## Power supply wire

Use power supply wire that is thicker than $2 \mathrm{~mm}^{2}$ to minimize the voltage drop.
Twist the electrical wire to minimize the effects of noise.

## Voltage switch terminal

When using the power supply unit, AFP3631 and AFP3638:

- When using 100 to 120 V AC, short the voltage switch terminal using the short circuiting bar included in the package.
- When using 200 to 240 V AC, check that the space between the terminals is open.


### 4.2 Power Supply Wiring

## Pressure connection terminal

M3.5 screws are used for the terminals.
The following M3.5 pressure connection terminals are recommended for the wiring.

Fork type terminal
$7.2 \mathrm{~mm} / 0.283 \mathrm{in}$. or less


Round type terminal

## Power supply system

Use separate wiring system for the FP3/FP10SH, input/output devices and motorized devices.


## Eliminating effects from noise

Use a low noise power supply.
Excessive noise and line voltage fluctuations can result in FP3 or FP10SH CPU misoperation or in system shutdown. To prevent accidents caused by noise and line voltage fluctuations, be sure to employ countermeasures (such as use of an insulated transformer, etc.) when wiring the power supply lines.

## Note

Use the same power supply system for the master and expansion backplanes so that they are turned ON and OFF simultaneously.


### 4.2.2 Grounding

The frame ground terminal (FRAME GROUND) is connected to the metallic part of the master backplane and is the terminal for connection to ground.
The line ground terminal (LINE GROUND) is the midpoint terminal for the internal noise filter.
When the effects from noise are large, ground as shown in the diagram below.
The line ground terminal (LINE GROUND) has an electric potential, so be sure to ground it to prevent electric shock when connecting it to the frame ground terminal (FRAME GROUND).

## CORRECT



## CORRECT



## INCORRECT



For grounding purposes, use ground wires with a minimum of $2 \mathbf{~ m m}^{2}$ and the grounding connection should have a resistance of less than $100 \Omega$.
The point of grounding should be as close to the FP3/FP10SH unit as possible.
The ground wire should be as short as possible.
If two devices share a single ground point, it may produce an adverse effect. Always use an exclusive ground for each device.

CORRECT


### 4.3 Wiring Input and Output

### 4.3.1 Input Wiring

There is a limit on the number of simultaneous ON points allowed on some units. Refer to the specifications page for each input unit (* sections 2.9 and 2.11). In particular, take care when using the units in locations with a high ambient temperature.
In this section you find some examples for wiring sensors, an AC input device, an LED-equipped reed switch, a two-wire type sensor and a LED-equipped limit switch.

### 4.3.1.1 Sensors

Relay output type


Voltage output (Universal output) type


Power supply for input

## PNP open collector output type



NPN open collector output type


Two-wire type (* section 4.3.1.4)


### 4.3.1.2 AC Input Devices

## Contact output type



## Non-contact output type



### 4.3.1.3 LED-Equipped Reed Switch

When a LED is connected to an input contact such as LED-equipped reed switch, make sure that the voltage value applied to the input terminal of FP3/FP10SH is greater than ON voltage value.
In particular, take care when connecting a number of switches in series.


### 4.3.1.4 Two-Wire Type Sensor

If the input of FP3/10SH is not turned OFF because of leakage current from the two-wire type sensor, the use of a bleeder resistor is recommended, as shown below.

Using 12 to 24 V DC type input unit
(OFF voltage: 2.5 V, Input impedance: $3 \mathrm{k} \Omega$ )


### 4.3 Wiring Input and Output

The OFF voltage of the input is 2.5 V , therefore, select an R value so that the voltage between the COM terminal and the input terminal will be less than 2.5 V .
(The input impedance is $3 \mathrm{k} \Omega$.)
The resistance $R$ of the bleeder resistor is: $R \leqq \frac{7.5}{3 \times 1-2.5}(\mathrm{k} \Omega)$
The wattage W of the resistor is: $\mathrm{W}=\frac{\left(\text { Power supply voltage) }{ }^{2}\right.}{\mathrm{R}}$
In the actual selection, use a value that is 3 to 5 times the value of W .

### 4.3.1.5 LED-Equipped Limit Switch

If the input of the FP3/FP10SH is not turned OFF or if the LED of the limit switch is kept ON because of the leakage current, from the LED-equipped limit switch, the use of a bleeder resistor is recommended, as shown below.

Using 12 to 24 V DC type input unit
(OFF voltage: 2.5 V , Input impedance: $3 \mathrm{k} \Omega$ )

r: Internal resistor of limit switch ( $\mathrm{k} \Omega$ )
R: Bleeder resistor ( $k \Omega$ )
The OFF voltage of the input is 2.5 V , therefore when the power supply voltage is 24 V , select R so that

The current will be greater than $\mathrm{I}=\frac{24-2.5}{\mathrm{r}}$
The resistance $R$ of the bleeder resistor is: $R \leqq \frac{7.5}{3 \times \mathrm{I}-2.5}(\mathrm{k} \Omega)$
The wattage $W$ of the resistor is: $W=\frac{(\text { Power supply voltage })^{2}}{R}$
In the actual selection, use a value that is 3 to 5 times the value of W .

### 4.3.1.6 Wiring 64-point Type Input Unit

If the dip switch position (* section 2.9.3.4) on the rear side of the 64-point type input unit is set to ON position in the following situations, the current will wrap around as a result of the switching circuit, causing erroneous operation. In these situations, set the dip switch on the rear side of the 64-point type input unit to OFF position or insert a diode as shown below in example diagram.
To add an LED for checking operation in parallel with the input contact


## When using a non-open collector transistor output type for the sensor as shown in the diagram below

Sensor


## Example:

Wrap around when using a photoelectric sensor
In the diagram below, when the switching circuit goes OFF when sensor 1 is OFF and sensor 2 is ON, the current will flow as if on a thick wire, so that X0 and X1 will both go ON even though sensor 1 is OFF.

4.3 Wiring Input and Output

### 4.3.2 Output Wiring

There is a limit on the number of simultaneous ON points or load currents allowed on some units. Refer to the specifications page for each unit (* sections 2.10 and 2.11). In particular, take care when using the units in locations with high ambient temperatures.
Use a protective circuit when connecting inductive load and capacitive load (* section 4.3.2.1 and 4.3.2.2).

Some output units have a limit on currents per the common. Use within that range.

### 4.3.2.1 Protective Circuit for Inductive Loads

With an inductive load, a protective circuit should be connected in parallel with the load. When switching DC inductive loads with relay output type output unit, be sure to connect a diode across the ends of the load.

## When using an AC inductive load



## When using a DC inductive load



### 4.3.2.2 Protective Circuit for Capacitive Loads

When connecting the loads with large in-rush currents, to minimize their effect, connect a protection circuit as shown below.


### 4.3.2.3 Precautions for Overload

The objective for output units with fuses is to prevent a burn out when an output short circuits, etc. Since it is not possible to protect each element against overload even for output units with fuses, it is recommended to connect an external fuse for each point. However, there are cases where it is not possible to protect the elements of the output unit when a short circuit occurs.

### 4.3.2.4 Precautions for Leakage Current

When there is a low current load with the triac type output unit, the load may not go OFF because of the leakage current. If this type of trouble should arise, connect a resistor in parallel with the load, as shown below.

4.3 Wiring Input and Output

### 4.3.3 Cautions Regarding Input and Output Units

## Wiring

Arrange the wiring so that the input and output wiring are separated, and so that the input and output wiring is separated from the motorized wiring, as so much as possible. Do not route them through the same duct or wrap them up together.
Separate the wires of input/output from the motorized and high voltage wires by at least $100 \mathrm{~mm} / 3.937 \mathrm{in}$.

## Unit cover

Attach and remove the cover of the input and output unit as shown below.
The unit cover cannot be attached when using the connector for wire-pressed terminal cable with hood cover in the connector type unit.


## Dust proofing label

Do not remove the dust proofing label that is attached to the upper portion of the unit until the installation and wiring are finished.
Be sure to remove the dust proofing label prior to operation to allow heat radiation.


### 4.4 Wiring the Connector Type I/O Units

### 4.4.1 Wiring the Connector Type Units



CT-2 connector
terminal
(20 points)
(Used twice for one unit)

RT-2 relay terminal
(Used twice for one unit)
64-point type I/O unit


CT-2 connector
terminal
(40 points)
(Used twice for one unit)

RT-2 relay terminal (Used four times for one unit, 2 two-branch type cables are needed for conecting)


Connector for wire-pressed terminal cable
(20 pins)
(Used twice for one unit)

Flat cable with
connector
(20 pins)
(Used twice for one unit)

Cable with pressure connection terminal (40 pins)

Connector for wire-pressed terminal cable (40 pins)
(Used twice for one unit)

Flat cable with connector (40 pins) (Used twice for one unit)

## Wiring method

When using connector and relay terminals (* section 4.4.2):

- Can be connected using exclusive cables, eliminating the bother of wiring
- With the RT-2 relay terminal, you can control up to 2 A, and maintenance such as relay replacement is easy
- Economical for input wiring and transistor output wiring by the CT-2 connector terminal


## When using cable with pressure connection terminal (* section 4.4.3)

- The connector converted to a pressure connection terminal using the connector terminal cable.
- The correspondence between the I/O numbers and pressure connection terminal pin numbers are the same as for connector terminals. (* section 4.4.2)


## When using connector for wire-pressed terminal cable (* section 4.4.4)

- You can directly connect wires from 0.2 to $0.3 \mathrm{~mm}^{2}$.
- Eliminates the bother of wiring connections because the wires can be connected without removing the covers from the wires.
- Can correct wiring mistakes smoothly.
- A tool exclusively designed for this purpose is necessary.


## When using flat cable (* section 4.4.5)

- There is a cable with a connector on only one end.
- When using a commercially available flat cable, be sure to use a suitable connector.

| Type of unit |  |  |  | 32-point type Input unit | 32-point type Output unit | 64-point type Input unit | 64-point type Output unit | 64-point type I/O mixed unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | AFP33024-F <br> AFP33014-F | AFP33484-F <br> AFP33584-F <br> (*Note 1) | AFP33027-F <br> AFP33017-F <br> AFP33028-F <br> AFP33068-F | AFP33487-F <br> AFP33587-F <br> (*Note 1) | $\begin{aligned} & \text { AFP33428-F } \\ & \text { AFP33528-F } \\ & \text { (*Note 1) } \end{aligned}$ |  |
|  |  |  |  | Input |  |  |  | Output |
| Number of connector pins |  |  |  |  | 20 |  | 40 |  | 40 |  |
| Using terminal | CT-2 connector terminal | DIN rail mounting type |  | AYC1120 |  | AYC1140 |  | AYC1140 |  |
|  |  | Direct mounting type |  | AVC2120 |  | AYC2140 |  | AYC2140 |  |
|  |  | Exclusive cable | $\begin{aligned} & \hline 1 \mathrm{~m} / \\ & 3.281 \mathrm{ft} \end{aligned}$ | AYT51203 |  | AYT51403 |  | AYT51403 |  |
|  |  |  | $\begin{aligned} & 2 \mathrm{~m} / \\ & 6.562 \mathrm{ft} \end{aligned}$ | AYT51205 |  | AYT51405 |  | AYT51405 |  |
|  | RT-2 relay terminal | DIN rail mounting type |  | - | AY232502 | - | AY232502 | - | AY232502 |
|  |  | Direct mounting type |  | - | AY232522 | - | AY232522 | - | AY232522 |
|  |  | Exclusive cable | $\begin{aligned} & 1 \mathrm{~m} / \\ & 3.281 \mathrm{ft} \end{aligned}$ | - | AY15133 | - | AY15633 | - | AY15633 |
|  |  |  | $\begin{aligned} & 2 \mathrm{~m} / \\ & 6.562 \mathrm{ft} \end{aligned}$ | - | AY15135 | - | AY15635 | - | AY15635 |
| Using cable with pressure connection terminal | $1 \mathrm{~m} / 3.281 \mathrm{ft}$ |  |  | AYT58203 |  | AYT58403 |  | AYT58403 |  |
|  | $2 \mathrm{~m} / 6.562 \mathrm{ft}$ |  |  | AYT58205 |  | AYT58405 |  | AYT58405 |  |
| Using connector for wire-pressed terminal cable |  | Housing |  | AXW1204A <br> (2 pieces) |  | AXW1404A (2 pieces) |  | AXW1404A <br> (2 pieces) |  |
|  |  | Contact |  | AXW7221 (2 pieces) (5 pins/line) (*Note 2) |  | AXW7221 (4 pieces) (5 pins/line) (*Note 2) |  |  |  |
|  |  | Semi-cover |  | AXW62001A (2 pieces) |  | AXW64001A (2 pieces) |  | AXW64001A <br> (2 pieces) |  |
|  |  | Pressure connector tool |  | AXY52000 |  |  |  |  |  |
| Using flat cable | Flat cable with a connector on one end |  | $\begin{array}{\|l\|} \hline 1 \mathrm{~m} / \\ 3.281 \mathrm{ft} \end{array}$ | - | - | AFB8541 |  | AFB8541 |  |
|  |  |  | $\begin{aligned} & 2 \mathrm{~m} / \\ & 6.562 \mathrm{ft} \end{aligned}$ | - | - | AFB8542 |  | AFB8542 |  |
|  | Connector only |  |  | AXM120415 |  | AXM140415 |  | AXM140415 |  |

Notes
-(*1): The RT-2 relay terminal cannot be used in the PNP open collector output type units AFP33584-F, AFP33587-F, and AFP33528-F.
-(*2): When ordering, please contact your dealer regarding the minimum quantity.

### 4.4.2 Connecting the Terminals

### 4.4.2.1 CT-2 Connector Terminal

For 32-point type I/O units, use a 20-pin type CT-2 connector terminal. For 64-point type I/O units, use a 40-pin type CT-2 connector terminal.
For connecting the terminal to the terminal block, use M3-sized pressure connection terminals.
If using the CT-2 connector terminal for the input, connect between the COM terminals.
If using the CT-2 connector terminal for the output, 24 V DC should be supplied between (+) and (-) terminals. Power is supplied to drive the internal circuit of the output unit. Connect between each the (+) terminals and between each the (-) terminals.

The correspondence between the terminal numbers of CT-2 connector terminal and the I/O numbers of the I/O unit is shown in the table below.

## Correspondence-CT-2 connector terminal and 32-point type I/O unit


$\left.\begin{array}{|l|l|l|l|l|l|l|l|}\hline \begin{array}{l}\text { Terminal } \\ \text { number }\end{array} & \begin{array}{l}\text { Unit } \\ \text { symbol }\end{array} & \begin{array}{l}\text { Input } \\ \text { number }\end{array} & \begin{array}{l}\text { Output } \\ \text { number }\end{array} & & \begin{array}{l}\text { Terminal } \\ \text { number }\end{array} & \begin{array}{l}\text { Unit } \\ \text { nymbol }\end{array} & \begin{array}{l}\text { lnput } \\ \text { number }\end{array}\end{array} \begin{array}{l}\text { Output } \\ \text { number }\end{array}\right]$

The above table shows the I/O numbers assuming connection to the connector (I, II) on the upper side of the 32-point type I/O unit. If connection has been made to the connector (III, IV) on the lower side, the I/O number allocations in the above table should be read as shown below, e.g.:
A1 .... Input X10, Output Y10
B1 .... Input X18, Output Y18

Correspondence-CT-2 connector terminal and 64-point type I/O unit


| Terminal number | Input number | Output number | Terminal number | Input number | Output number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | X0 | YO | B1 | X8 | Y8 |
| A2 | X1 | Y1 | B2 | X9 | Y9 |
| A3 | X2 | Y2 | B3 | XA | YA |
| A4 | X3 | Y3 | B4 | XB | YB |
| A5 | X4 | Y4 | B5 | XC | YC |
| A6 | X5 | Y5 | B6 | XD | YD |
| A7 | X6 | Y6 | B7 | XE | YE |
| A8 | X7 | Y7 | B8 | XF | YF |
| A9 | COM | - | B9 | COM | - |
| A10 | N.C. | + | B10 | N.C. | + |
| A11 | X10 | Y10 | B11 | X18 | Y18 |
| A12 | X11 | Y11 | B12 | X19 | Y19 |
| A13 | X12 | Y12 | B13 | X1A | Y1A |
| A14 | X13 | Y13 | B14 | X1B | Y1B |
| A15 | X14 | Y14 | B15 | X1C | Y1C |
| A16 | X15 | Y15 | B16 | X1D | Y1D |
| A17 | X16 | Y16 | B17 | X1E | Y1E |
| A18 | X17 | Y17 | B18 | X1F | Y1F |
| A19 | COM | - | B19 | COM | - |
| A20 | N.C. | + | B20 | N.C. | + |

Note
The above table shows the I/O numbers assuming connection to the connector (CN1) of the 64-point type I/O unit. If connection has been made to the connector (CN2), the I/O number allocations in the above table should be read as shown below, e.g.:
A1 . . . . Input X20, Output Y20
A11 ... Input X30, Output Y30

### 4.4.2.2 RT-2 Relay Terminal

For 32-point type output unit, you can connect two sets of the RT-2 relay terminals with 16 outputs.
For 64-point type output unit, you can connect four sets of the RT-2 relay terminals with 16 outputs by using two-branch type cable.
For connecting the terminal to the terminal block, use M3-sized pressure connection terminals.
24 V DC should be supplied between the (+) and (-) terminals of the relay terminal. This supplies the power to drive the relays of the terminal itself and the power to drive the internal circuit of the output unit.

32-point type output unit to RT-2 relay terminal


64-point type output unit to RT-2 relay terminal


## [G <br> Note

When using the relay RT-2 terminal, the I/O power supply supplied to the units and the power supply supplied to the RT-2 relay terminals are the same power supply.
4.4 Wiring the Connector Type I/O Units

## Correspondence-RT-2 relay terminal and I/O unit

The correspondence between the terminal numbers of RT-2 relay terminal and the I/O numbers of the I/O unit is shown in the table below. The output terminals have four points per common.

| Terminal number | Output number | Terminal number | Output number |
| :---: | :---: | :---: | :---: |
| 0+ | Y0 | 8+ | Y8 |
| 1+ | Y1 | 9+ | Y9 |
| 2+ | Y2 | A+ | YA |
| 3+ | Y3 | B+ | YB |
| COM- | Common terminal for Y0 to Y3 | COM- | Common terminal for Y8 to YB |
| 4+ | Y4 | C+ | YC |
| 5+ | Y5 | D+ | YD |
| 6+ | Y6 | E+ | YE |
| 7+ | Y7 | F+ | YF |
| COM- | Common terminal for Y4 to Y7 | COM- | Common terminal for YC to YF |

### 4.4.3 Connecting the Cable With Pressure Connection Terminal

For 32-point type I/O units, use a 20-pin type cable with pressure connection terminal. For 64-point type I/O units, use a 40-pin type cable with pressure connection terminal. The M3.5-sized pressure connection terminals are used for the cable with pressure connection terminal.
The correspondence between the terminal number of cable with pressure connection terminals and the I/O numbers of the I/O unit is shown in the table below.

Correspondence-Cable with pressure connection terminal and 32-point type I/O unit


| Terminal <br> number | Unit <br> symbol | Input <br> number | Output <br> number |  | Terminal <br> number | Unit <br> symbol | Input <br> number |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | A1 | Output |  |  |  |  |  |
| number |  |  |  |  |  |  |  |$|$

The above table shows the I/O numbers assuming connection to the connector (I, II) on the upper side of the 32-point type I/O unit. If connection has been made to the connector (III, IV) on the lower side, the I/O number allocations in the above table should be read as shown below, e.g.:
A1 .... Input X10, Output Y10
B1 .... Input X18, Output Y18

Correspondence-Cable with pressure connection terminal and 64-point type I/O unit

64-point type I/O unit
(AFP33027-F, AFP33487-F, AFP33428-F)


| Terminal number | Input number | Output number | Terminal number | Input number | Output number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | X0 | YO | B1 | X8 | Y8 |
| A2 | X1 | Y1 | B2 | X9 | Y9 |
| A3 | X2 | Y2 | B3 | XA | YA |
| A4 | X3 | Y3 | B4 | XB | YB |
| A5 | X4 | Y4 | B5 | XC | YC |
| A6 | X5 | Y5 | B6 | XD | YD |
| A7 | X6 | Y6 | B7 | XE | YE |
| A8 | X7 | Y7 | B8 | XF | YF |
| A9 | COM | - | B9 | COM | - |
| A10 | N.C. | + | B10 | N.C. | + |
| A11 | X10 | Y10 | B11 | X18 | Y18 |
| A12 | X11 | Y11 | B12 | X19 | Y19 |
| A13 | X12 | Y12 | B13 | X1A | Y1A |
| A14 | X13 | Y13 | B14 | X1B | Y1B |
| A15 | X14 | Y14 | B15 | X1C | Y1C |
| A16 | X15 | Y15 | B16 | X1D | Y1D |
| A17 | X16 | Y16 | B17 | X1E | Y1E |
| A18 | X17 | Y17 | B18 | X1F | Y1F |
| A19 | COM | - | B19 | COM | - |
| A20 | N.C. | + | B20 | N.C. | + |

Note
The above table shows the I/O numbers assuming connection to the connector (CN1) of the 64-point type I/O unit. If connection has been made to the connector (CN2), the I/O number allocations in the above table should be read as shown below, e.g.:
A1 . . . . Input X20, Output Y20
A11 ... Input X30, Output Y30

### 4.4.4 Connecting with Connector for Wire-pressed Terminal Cable

This is a connector that allows lose wires to be connected without removing the wire's insulation.
The pressure connection tool (AXY52000) is required to connect the loose wires.


Connector for wire-pressed
terminal cable
(20 pins)


Connector for wire-pressed
terminal cable
(40 pins)

## Suitable wires (twisted wire)

| Size | Cross section area | Insulation thickness | Rated current |
| :--- | :--- | :--- | :--- |
| AWG22 | $0.3 \mathrm{~mm}^{2}$ | dia. 1.5 to dia. 1.1 | 3 A |
| AWG24 | $0.2 \mathrm{~mm}^{2}$ |  |  |

## Contact puller pin for rewiring

If there is a wiring mistake or the wire is incorrectly pressure-connected, the contact puller pin provided with the fitting can be used to remove the contact.


Press the housing against the pressure connection tool so that the contact puller pin comes in contact with this section.

## Assembly of connector for wire-pressed terminal cable

The wire end can be directly press-fitted without removing the wire's insulation, saving labor.

## Procedure:

1. Bend the contact back from the carrier, and set it in the pressure connection tool.

2. Insert the wire without removing its insulation until it stops, and lightly grip the tool.

3. After press-fitting the wire, insert it into the housing.

4. When all wires has been inserted, fit the semi-cover into place.


### 4.4.5 Connecting with Flat Cable Connector

Suitable wires (twisted wire)

| Size | Pitch | Rated current |
| :--- | :--- | :--- |
| AWG28 <br> (7 pcs./dia. 0.127) | 1.27 mm | 1 A |

When connecting with a flat cable connector, the correspondence between the cable numbers and I/O number is shown in the table below.
Flat cable connection diagram for the 32-point type I/O unit


Correspondence-flat cable number and I/O number (32 points)

| Cable number | Unit symbol | Input number | Output number | Cable number | Unit symbol | Input number | Output number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 11 | X0 | YO | 11 | 16 | X5 | Y5 |
| 2 | II1 | X8 | Y8 | 12 | 116 | XD | YD |
| 3 | 12 | X1 | Y1 | 13 | 17 | X6 | Y6 |
| 4 | II2 | X9 | Y9 | 14 | II7 | XE | YE |
| 5 | 13 | X2 | Y2 | 15 | 18 | X7 | Y7 |
| 6 | II3 | XA | YA | 16 | 118 | XF | YF |
| 7 | 14 | X3 | Y3 | 17 | 19 | COM | - |
| 8 | II4 | XB | YB | 18 | II9 | COM | - |
| 9 | 15 | X4 | Y4 | 19 | 110 | N.C. | + |
| 10 | II5 | XC | YC | 20 | II10 | N.C. | + |

## Note

The above table shows the I/O numbers assuming connection to the connector ${ }^{1}$ ) on the upper side of the 32-point type I/O unit. If connection has been mode to the connector (2) on the lower side, the I/O number allocation in the above table should be read as shown below, e.g.:
Cable No. 1 .... Input X10, Output Y10
Cable No. 2 . . . . Input X18, Output Y18

Flat cable connection diagram for the 64-point type I/O unit


Correspondence-flat cable number and I/O number ( 64 points)

| Cable number | Input number | Output number | Cable number | Input number | Output number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X0 | YO | 21 | X10 | Y10 |
| 2 | X8 | Y8 | 22 | X18 | Y18 |
| 3 | X1 | Y1 | 23 | X11 | Y11 |
| 4 | X9 | Y9 | 24 | X19 | Y19 |
| 5 | X2 | Y2 | 25 | X12 | Y12 |
| 6 | XA | YA | 26 | X1A | Y1A |
| 7 | X3 | Y3 | 27 | X13 | Y13 |
| 8 | XB | YB | 28 | X1B | Y1B |
| 9 | X4 | Y4 | 29 | X14 | Y14 |
| 10 | XC | YC | 30 | X1C | Y1C |
| 11 | X5 | Y5 | 31 | X15 | Y15 |
| 12 | XD | YD | 32 | X1D | Y1D |
| 13 | X6 | Y6 | 33 | X16 | Y16 |
| 14 | XE | YE | 34 | X1E | Y1E |
| 15 | X7 | Y7 | 35 | X17 | Y17 |
| 16 | XF | YF | 36 | X1F | Y1F |
| 17 | COM | - | 37 | COM | - |
| 18 | COM | - | 38 | COM | - |
| 19 | N.C. | + | 39 | N.C. | + |
| 20 | N.C. | + | 40 | N.C. | + |

## Note

The above table shows the I/O numbers assuming connection to the connector (CN1) on the left side. If connection has been made to the connector (CN2) on the right side, the I/O number allocations in the above table should be read as shown below, e.g.:

Cable No. 1 . . . . Input X20, Output Y2O

### 4.5 Wiring the Terminal Type I/O Units

### 4.5.1 Wiring the Terminal Type Units

## Pressure connection terminals

M3.5 terminal screws are used for the terminals of input and output units. The following pressure connection terminals are recommended for the wiring to the terminals.

## Fork type terminal



Round type terminal
$7.2 \mathrm{~mm} / 0.283 \mathrm{in}$.
or less

## Wiring to terminal block

If the screws at both ends of the terminal block of the terminal type input and output units are loosened, the terminal block can be pulled out while the wiring is still connected.
Do not forget to tighten these screws after the wiring is completed.


### 4.6 Safety Measures

### 4.6.1 Safety Instructions

### 4.6.1.1 Precautions Regarding System Design

In certain applications, malfunction may occur for the following reasons:

- Power ON timing differences between the FP3/FP10SH system and I/O or motorized devices
- An operation time lag when a momentary power failure occurs
- Abnormality in the FP3/FP10SH, power supply circuit, or other devices In order to prevent a malfunction resulting in system shutdown choose the adequates safety measures listed in the following:


### 4.6.1.2 Interlock Circuit

When a motor clockwise/counter-clockwise operation is controlled, provide an interlock circuit that prevents clockwise and counter-clockwise signals from inputting into the motor at the same time.

### 4.6.1.3 Emergency Stop Circuit

Add an emergency stop circuit to controlled devices in order to prevent a system shutdown or an irreparable accident when malfunction occurs.

### 4.6.1.4 Start Up Sequence

The FP3/FP10SH should be operated after all of the outside devices are energized. To keep this sequence, the following measures are recommended:

- Set the mode selector from PROG. mode to RUN mode after power is supplied to all of the outside devices.
- Program the FP3/FP10SH so as to disregard the inputs and outputs until the outside devices are energized.


### 4.6.1.5 Alarm Function

When an alarm occurs, the FP3/FP10SH turns OFF the output and stops operation. Even while in this condition, take the appropriate safety precautions outside of the FP3/FP10SH to ensure no malfunction or damage is transmitted to anywhere else in the system.

### 4.6.2 Momentary Power Failures

If a momentary power failure occurs, the resulting operations will differ depending on the duration of the power failure.

- Less than 10 ms : Operation continues.
- Between 10 ms and 20 ms : Depending on the conditions, the operation may continue or may stop.
- More than 20 ms : The unit resets and the output turns OFF. When the power returns, operation starts from its initial conditions.


### 4.6.3 Alarm Output

The alarm output goes ON when the watchdog timer (* section 4.6.3.1) is activated by a program error (eg., infinite loop) or an error in the hardware itself.
The alarm output terminal has two relay contacts, N.O. (normally open) and N.C. (normally closed) on the power supply unit, which can be used as external alarm signals.


[^2]Be aware that the alarm output for power supply unit that are installed to the expansion backplanes will not work.

### 4.6.3.1 Watchdog Timer

The watchdog timer is a program error and hardware error detection timer. It goes ON when the scan time exceeds 640 ms .
When the watchdog timer is activated, at the same time the ALARM LED lights, the ALARM contacts on the power supply unit go ON, all outputs to the output units are turned OFF and the unit is put in halted state. (The system is in a non-processing state that includes communications with programming tools as well.)

## Chapter 5

## Procedure Until Operation

5.1 Before Turning ON the Power 5-3
5.1.1 Check Items ..... 5-3
5.1.2 Procedure Up To Trial Operation ..... 5-4
5.2 Programming with NPST-GR ..... 5-5
5.2.1 Preparations ..... 5-5
5.2.2 Configuring NPST-GR ..... 5-6
5.3 Programming with an FP Programmer II ..... 5-9
5.3.1 Preparations ..... 5-9
5.4 Operation of FP3 ..... 5-11
5.4.1 RAM and ROM Operations ..... 5-11
5.4.2 Holding the Data During Power Failure ..... 5-12
5.4.3 Precautions for ROM Operation ..... 5-13
5.4.4 Writing to ROM ..... 5-15
5.5 Operation of FP10SH ..... $5-19$
5.5.1 RAM, ROM and IC Memory Card Operations ..... $5-19$
5.5.2 Holding the Data During Power Failure ..... $5-21$
5.6 How To Use a ROM Operation Board (for FP10SH only) ..... $5-22$
5.6.1 Overview of FP10SH ROM Operation Board ..... 5-22
5.6.2 Function of ROM Operation Board ..... 5-23
5.6.3 Precautions for ROM Operation ..... 5-25
5.6.4 Transfer Data from RAM to FROM ..... 5-27
5.6.5 Writing to ROM ..... 5-28
5.7 How To Use IC Card Board(for FP10SH only)5-32
5.7.1 Overview of FP10SH IC Card Board 5-32
5.7.2 Function of IC Card Board ..... 5-33
5.7.3 Precautions for IC Memory Card Operation ..... $5-36$

### 5.1 Before Turning ON the Power

### 5.1.1 Check Items

After wiring, be sure to check the items below before turning ON the power supply to the FP3/FP10SH system.
\(\left.$$
\begin{array}{|l|l|}\hline \text { Item } & \text { Description } \\
\hline \begin{array}{l}\text { Unit mounting } \\
\text { status }\end{array} & \begin{array}{l}\text {-Does the unit type match the device list during the design stage? } \\
\text {-Are the unit mounting screws properly tightened? } \\
\text {-Is the unit dust protected label detached? }\end{array} \\
\hline \text { Power supply unit } & \begin{array}{l}\text {-Is power supply voltage supplied correctly? } \\
\text {-For power supply units AFP3631 and AFP3638, are the voltage } \\
\text { switch terminals shorted together for 100 to 120 V AC operation } \\
\text { and open for 200 to 240 V AC operation? }\end{array}
$$ <br>
-Are the terminal block mounting screws properly tightened? <br>

-Is the wire size correct?\end{array}\right]\)| Input/Output units |
| :--- |
| -Does the wiring of connector and terminal match? <br> -Is the operating voltage of I/O correct? |
| -Are the terminal block mounting screws properly tightened? |
| -Is the wire size correct? |

### 5.1.2 Procedure Up To Trial Operation

After installing and wiring, perform the trial operation by following procedure.

## Procedure:

1. Before turning ON the power, check the items
described on the previous page
2. Turn ON the power
3. Check that the power supply unit's POWER LED and CPU's PROG. LED are ON
4. Enter the program

When using a programming tool, perform the operation "Clear Program" before inputting. Enter the program using the programming tool. Use the proramming tool's "total check function" to check for syntax errors.
5. Check output wiring Use the forced output function to check the output wiring.
6. Check input wiring

Check the input wiring by watching the ON/OFF status of the input LEDs of input unit or by using the monitoring function of the programming tool.
7. Switch the mode selector from PROG. to RUN mode
8. If the RUN LED turns ON, check the operation of the program
9. Edit the program (debug) if necessary

If there is an error in the operation, check the program using the monitoring function of the programming tool. And then correct the program.

## 10. Save the edited program

We highly recommend to save the created program onto a floppy disk. Printing out is also possible.
The program can also be saved on ROM for FP3 and on an IC memory card or ROM for FP10SH.

### 5.2 Programming with NPST-GR

### 5.2.1 Preparations



## Connecting the FP3/FP10SH and a Computer For FP3

An FP PC cable, RS422/RS232C conversion adapter (AFP8550) and commercially available RS232C cable are required to connect a personal computer to FP3.

## For FP10SH

The RS232C cable (AFB85813) is required to connect a personal computer to FP10SH.

## Note

## NPST-GR Ver 4. or later can be used with the FP10SH.

## Setting the baud rate of CPU

Set the baud rate of the CPU using the baud rate selector of FP3 or operation condition switches (dip switches) of FP10SH.
Set the baud rate of the computer (NPST-GR) to match that of the CPU. (*section 5.2.2)

## Computer settings

Set your personal computer's RS232C parameter to asynchronous. For the setting procedure, refer to the operation manual that came with your computer.
5.2 Programming with NPST-GR

### 5.2.2 Configuring NPST-GR

Depending on the PLC type and communication speed (baud rate), it is necessary to set the basic configuration for NPST-GR. Be sure to set these items (parameters) before beginning programming.

## SCREEN MODE

[MONO/COLOR]
Select either black-and-white (monochrome) or color for the display of the NPST-GR screen mode.

## PLC TYPE

Select the PLC (programmable controller) type that is being used.

## Communication format

The baud rate setting must match that of the CPU that is connected. (* section 5.2.1)

## LOGGED DRIVE/DIRECTORY

Select the disk drive and directory from which the program and file are to be read.

## NOTE DISPLAY

Select whether or not to display the title and the title is to be added to the filename when displaying the filename.

## PROGRAMMING MODE

[Ladder symbol mode, Boolean ladder mode and Boolean non-ladder mode]
Select the inputting method for creating and editing the program.

### 5.2.2.1 Setting Method

## Call up the "NPST CONFIGURATION" menu

1. Press the <ESC> key to display the "NPSTMENU."
2. Select "1. NPST CONFIGURATION" from "NPST CONFIGURATION" and press the <ENTER> key. The "NPST CONFIGURATION" menu appears.

## Set the configuration

Select the item to be set with the $<\uparrow>$ and $<\downarrow>$ keys.

## PLC TYPE

1. Press the <ENTER> key. A list of the corresponding PLC (programmable controller) types appears.
2. Select PLC type with the $<\uparrow>$ and $<\downarrow>$ keys.

Select either "FP3 10K", "FP3/FP-C 16K" or "FP10SH 30-120K" according to the information in the table below.

| CPU type | Order number | Selection |
| :--- | :--- | :--- |
| FP3 CPU | AFP3210C-F and AFP3211C-F | FP3 10K |
|  | AFP3220C-F | FP3/FP-C 16K |
| FP10SH CPU | AFP6211V3 and AFP6221V3 | FP10SH 30-120K |

NPST-GR Ver.3

| FP1 | 0.9 |
| :--- | ---: |
| FP1/FP-M | 2.7 k |
| FP1/FP-M | 5 k |
| FP3 | $\mathbf{1 0 k}$ |
| FP3/FP-C | 16 k |
| FP5 | 16 k |
| FP10/FP10S | 30 k |
| FP10 | 60 k |

NPST-GR Ver.4

| FP0 | $2.7 k$ |
| :--- | ---: |
| FP0 | $5 k$ |
| FP1 | 0.9 |
| FP1/FP-M | $2.7 k$ |
| FP1/FP-M | $5 k$ |
| FP3 | $10 k$ |
| FP3/FP-C | $16 k$ |
| FP5 | $16 k$ |
| FP5 | $24 k$ |
| FP10/FP10S $30 k$ |  |
| FP10 | $60 k$ |
| FP10SH $30-120 k$ |  |

3. Press the <ENTER> key. The selected PLC (programmable controller) type appears.

### 5.2 Programming with NPST-GR

Log the setting items (parameters)
After setting the items (parameters), log the settings following the procedure below.

## Procedure:

1. Press the <F1> key. The confirmation screen below appears.
"LOG PARAMETERS? [Y/N]"
"SAVE DISK? [YES/NO]"
2. Verify that there are no mistakes in the settings. If there is a mistake, press the < $\mathrm{N}>$ key and set the parameters correctly.
3. Select whether or not to write the settings to disk with $\longleftrightarrow \leftarrow>$ and $<\rightarrow>$ keys.
If you select [YES], then the new parameters will take effect the next time the power is turned ON.
4. Press the <Y> key.

The settings are logged. If you selected [YES] in step 3., then the message below appears.
"SAVEING TO THE DISK COMPLETED."
Completion of configuration setting
Procedure:
Press the <ESC> key to complete the configuration settings. The following message will appear if the settings are not recorded. If it is necessary to record the settings, press the <N> key and proceed from step 3. If it is not necessary to record the settings, press the $<\mathrm{Y}>$ key to complete the settings.
"EXIT OK? (Y/N)"

### 5.3 Programming with an FP Programmer II

### 5.3.1 Preparations



## Connecting the FP3 and an FP programmer II

An FP peripheral cable is required to connect an FP3 to an FP programmer II.

- FP peripheral cable:
$50 \mathrm{~cm} / 19.69$ in (AFP5520)
$3 \mathrm{~m} / 9.84 \mathrm{ft}$. (AFP5523)


## Setting the baud rate of the CPU

Set the baud rate of CPU using the baud rate selector.
When using the FP programmer II, a baud rate of either 9,600 bps or 19,200 bps can be selected.

## Storage location of programs

The programs input with the FP programmer II are stored one after another in the FP3's built-in memory (RAM).

### 5.3 Programming with an FP Programmer II

Downloading a program
Procedure:

1. Connect FP programmer II and the FP3 CPU using the FP peripheral cable.
2. Set the mode selector of the CPU to PROG.
3. Press the keys on the FP programmer II, as shown below, to clear all the data stored.

4. Enter the address from where you want to enter instructions. Use the alphanumeric keys to enter the address. In the example, instructions are entered from address 0 , therefore, press acib $D$ Real to read its contents.
5. Download the program to the FP3 CPU.

- An alarm will sound if you try to download a program while in RUN mode or if you press the wrong keys. If an alarm sounds, press the act key and redo the download operation from the beginning.
- The first time you input a program, be sure to execute the program clear procedure (step 3, above) before starting input.
- Previous FP programmers (AFP1111A, AFP1112A, AFP1111 and AFP1112) cannot be used with the FP10SH.


### 5.4 Operation of FP3

### 5.4.1 RAM and ROM Operations

### 5.4.1.1 Comparison of RAM and ROM Operations

| Item | RAM operation | ROM operation |
| :---: | :---: | :---: |
| Operating method | The FP3 CPU operates using built-in RAM. Have the memory selector set to the RAM position. | The optional memory (EPROM or EEPROM) is installed for ROM operation. Have the memory selector set to the ROM position. |
| Execution of program | The program written into the RAM is executed. | When the mode is changed from PROG. mode to RUN mode, if the power is turned ON while the in the RUN mode, the program written into the ROM are loaded into the RAM and the program is executed. |
| Memory backup during a power failure | The program, system register, operation memory, and other data, that is stored in the RAM are saved using a backup battery. | Since the program and system registers are written into the ROM, backup is not necessary. Since the hold type data of the operation memory is written into the RAM, backup is necessary using the backup battery. |
| Maintenance | It is necessary to replace the backup battery when voltage is low. | If a program does not use the hold type data of the operation memory, then operation without being connected to the backup battery is possible. |
| Miscellaneous (options) | Options are unnecessary. | Optional memory (EPROM or EEPROM) is necessary. If you are using the EPROM, a commercially available ROM writer is necessary for writing. |

### 5.4.2 Holding the Data During Power Failure

### 5.4.2.1 Backup of Operation Memory

The internal relay, data registers and other hold type data are backed up by the battery. When performing ROM operation with the internal relay, data registers, and other such data set to non- hold type data, you can perform operation without being connected to a backup battery.

### 5.4.2.2 Setting the Battery Error Warnings

With the exception of FP3 CPU version 4.4 or greater, if the CPU is set with the battery error warning disabled, the ERROR LED does not light even if operating while not being connected to a backup battery. Set the battery error warning according to the following procedure:

Procedure:
For NPST-GR software

1. Press the <ESC> key to display the [NPST MENU]. In the [NPST MENU] screen, select the [SYSTEM REGISTER] option from the [PLC CONFIGURATION] and press <ENTER> key.
2. In the [PLC CONFIGURATION] screen, press the <F8> key and select the [ACT ON ERROR] option. Then set the [BATTERY ERROR] to [DISABLE].
3. Press the $<\mathrm{F} 1>$ key to save the setting contents.
4. Press the <ESC> key and then the <Y> key to return to the original screen.
For FP Programmer II
5. Use the following key sequence for the system register

6. To read contents of system register 4 , press the following keys
$\square$
READ
$B$
7. To disable the battery error warning, press the following keys.


### 5.4.3 Precautions for ROM Operation

Once the ROM has been installed, be aware that operation varies as described below, depending on the position of the memory selector when the power supply is turned ON.
Power is turned ON with the memory selector set to ROM position
When the power is turned ON, the contents of the memory (ROM) is automatically transferred into the built-in RAM. Note that the previous contents of the RAM will be erased.


## Power is turned ON with the memory selector set to RAM position

Even if the memory (ROM) is installed, the programming tools read the contents of the built-in RAM.
In order to verify the contents of the memory (ROM), you can transmit the contents to the built-in RAM using your programming tool (* section 5.4.3.1).
To then perform ROM operation, turn the power OFF, set the memory selector to the ROM position. And then the power is turned ON and restart the system.


When the power is tuned ON, there is a possibility that the contents of built-in RAM and ROM will differ.

### 5.4.3.1 Transfer Data From ROM to the Built-in RAM



Procedure:
Using NPST-GR software

1. Press the <CTRL> and <ESC> keys together to switch to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option from the [PROGRAM MANAGER] menu. And then press the <ENTER> key.
3. After verifying that the menu reads [COPY ROM TO RAM]. Press the <F1> key.

Using FP programmer II
Press the following key operations.
$A C \begin{aligned} & (-) \\ & O P\end{aligned} 0$, ENT $W R T$

### 5.4.4 Writing to ROM

### 5.4.4.1 Using a Commercially Available ROM Writer Via EEPROM

Procedure:

1. Turn OFF the power and attach the master memory (EEPROM) to the CPU.
Set the device (ROM type) selector to the EEPROM position.
2. Verify that the mode selector is set to PROG. mode and then turn ON the power.
3. When using the NPST-GR or FP programmer II, transfer the contents of the built-in RAM to the master memory (EEPROM). (* refer to the next page)

4. Turn OFF the power, and detach the programmed master memory (EEPROM) from the CPU and attach it in the commercially available ROM writer.

5. Transfer the contents of master memory (EEPROM) to the ROM writer

6. Remove the master memory (EEPROM) and install the memory (EPROM) and write the contents of the ROM writer to the memory (EPROM).


## Note

Refer to the manual of commercially available ROM writer for operation procedure and setting of ROM.

Transfer data from the built-in RAM to master memory (EEPROM) Procedure:
Using NPST-GR software

1. Press the <CTRL> and <ESC> keys together to switch to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option from the [PROGRAM MANAGER] menu. And then press the <ENTER> key.
3. Press the <F2> key to switch to [COPY RAM TO ROM].
4. Press the <F1> key. The contents of the built-in RAM are transfered to EEPROM.

Using the FP programmer II
Press the following key operations.


Note
If you want to write the contents of built-in RAM of the FP3 to the master memory (EEPROM), be sure to verify that the memory selector is set to the RAM position before turning ON the power.

### 5.4.4.2 Using NPST-GR and a Commercially Available ROM Writer

Procedure:

1. In the NPST-GR at the computer, select the [LOAD TO/FROM ROM WRITER] option to transfer the program to the commercially available ROM writer.

2. Attach the memory (EPROM) in the commercially available ROM witer.
Write the data to the memory (EPROM) with the commercially available ROM writer.


Note
Refer to the manual for the commercially available ROM writer for the proper settings.

Transfer program from the computer with NPST-GR to the ROM writer Procedure:

1. In the [NPST CONFIGURATION] menu, press the <SHIFT> and <F6> keys together to display the [ROM CONFIG].

| <ROM CONFIG> window |  |
| :---: | :---: |
| tRANS RATE (bps) |  |
| DATA LENGTH | [857] |
| PARITY CHECK | [ NO $\Sigma$ Ev $\Sigma$ OD ] |
| STOP BIT | [152] |

$\sqrt{9}$ next page
2. Set the transmission rate and communication format that matches that for the ROM writer with, and press $<$ F1> key to save the settings.
3. Press the <ESC> key, and select [PROGRAM MANAGER] from the [NPST MENU] then select the [LOAD TO/FROM ROM WRITER] option. Press the <ENTER> key.

| [LOAD TO/FROM ROM WRITER] |  |  |
| :---: | :--- | :--- |
| READ | WRITE | VRFY |
| INTEL HEX | MOTOROLA [S] |  |
| SERIAL PORT |  |  |
|  | CENTRNICS PORT FILE |  |
| NO PASSWORD | WITH PASSWORD |  |
| F1 | : EXECUTE. |  |

4. Specify the transmission format and connection method appropriate for the ROM writer and then select [WRITE]. Press the <F1> key. The program is transfered to the ROM writer.

### 5.5 Operation of FP10SH

### 5.5.1 RAM, ROM and IC Memory Card Operations

### 5.5.1.1 Comparison of RAM, ROM and IC Memory Card Operation

| Item | RAM operation | ROM operation | IC memory card operation |
| :---: | :---: | :---: | :---: |
| Operating method |  <br> This operates based on built-in RAM of CPU. Set the program memory switch (SW5) to OFF (* section 2.5.1.4). |  | ROM operation board or IC card board |
|  |  | The optional ROM operating board is installed for ROM operation. Set the program memory switch (SW5) to ON. (* section 2.5.1.4). | The optional IC memory card and IC card board are installed for IC memory card operation. Set the program memory switch (SW5) to ON. (* section 2.5.1.4). |
| Execution of program | The program written into the RAM is executed. | When the power is turned ON, the program written into ROM are transferred into the RAM and the program is executed. | Turning the power ON will transferred the program (file named AUTOEXEC. SPG) of the IC memory card into the RAM and execute the program. Using the F14 (PGRD)/P14 (PPGRD) instructions, it is possible to read out the program (with an arbitrary file name) stored in the IC memory card. |

1 next page
5.5 Operation of FP10SH

| Item | RAM operation | ROM operation | IC memory card <br> operation |
| :--- | :--- | :--- | :--- |
| Memory <br> backup during <br> a power failure | The program, system <br> register and operation <br> memory that is stored in <br> the RAM are saved using <br> the backup battery. | Since the contents of <br> program and the system <br> register are written to the <br> ROM, backup is not <br> necessary. Since the hold <br> type data of the operation <br> memory is written to the <br> RAM, it is backed up by <br> the backup battery. | As the program and the <br> contents of the system <br> registers are written onto <br> the IC memory card, <br> backup is not necessary. <br> As the hold type data of <br> the operation memory is <br> written to the RAM, <br> backup is necessary by <br> the backup battery. |
| Maintenance | It is necessary to replace <br> the backup battery when <br> voltage is low. | If a program does not use <br> the hold type data of the <br> operation memory, it is <br> possible to operate without <br> being connected to the <br> backup battery. | If the program does not <br> use the hold type data of <br> the operation memory, it is <br> possible to operate without <br> the backup battery (when <br> using the SRAM type IC <br> memory card, it is <br> necessary to replace the <br> battery of the IC memory <br> card.). |
| Miscellaneous <br> (options) | Options are unnecessary. | The optional ROM <br> operation board and either <br> the EPROM or FROM is <br> necessary. If you are <br> using the EPROM, a <br> commercially available <br> ROM writer is necessary <br> for writing. <br> The NPST-GR version <br> 4.2 or greater is <br> necessary. | The optional IC memory <br> card and IC card board <br> are necessary. |

### 5.5.2 Holding the Data During Power Failure

### 5.5.2.1 Backup of Operation Memory

The internal relay, data registers and other hold type data are backed up by the battery. When performing ROM operation or IC memory card operation with the internal relay, data registers, and other such data set to non- hold type data, you can perform operation without being connected to a backup battery.

### 5.5.2.2 Setting the Battery Error Warnings

If the FP10SH CPU is set with the battery error warning disabled using system register 4, the ERROR LED does not light even if operating while not being connected to a battery.
Set the battery error warning according to the following procedure:

## Procedure:

## - For NPST-GR software

1. Press the <ESC> key to display the [NPST MENU]. In the [NPST MENU] screen, select the [SYSTEM REGISTER] option from the [PLC CONFIGURATION] and press the <ENTER> key.
2. In the [PLC CONFIGURATION] menu, press the <F8> key and select the [ACT ON ERROR] option. Then set the [BATTERY ERROR] to [DISABLE].
3. Press the $<\mathrm{F} 1>$ key to save the setting contents.
4. Press the <ESC> key and then the <Y> key to return to the original screen.

### 5.6 How To Use a ROM Operation Board (for FP10SH only)

### 5.6.1 Overview of FP10SH ROM Operation Board



ROM operation board

1) You can copy programs and comments into the FP10SH using [COPY PROGRAM] in the NPST-GR. At this time, the program is stored in the built-in RAM of the FP10SH and the comment is stored in the comment memory of the ROM operation board. (* section 5.6.2)
2) You can copy programs and data of the built-in RAM of the FP10SH into the user ROM of ROM operation board using [COPY RAM TO ROM] in the NPST-GR. (* section 5.6.4)
3) You can copy programs and data in the user ROM of ROM operation board into the built-in RAM of the FP10SH using [ROM TO RAM] in the NPST-GR. (* section 5.6.3)
4) Turning ON the power when the operation condition switches (SW5 of lower dip switches) is ON, will automatically transfer the program and data stored in the user ROM of ROM operation board into the built-in RAM of the FP10SH (* section 5.6.3).

### 5.6.2 Function of ROM Operation Board

### 5.6.2.1 Comment Storager Function

The comment storage function has been added to the FP10SH. Use NPST-GR version 4 to store the comments to the ROM operation board.
There are three types of comments: the line space comment, the comment sentence and I/O comment.


## Storage to user ROM

With NPST-GR version 4.2 or greater, by selecting the [PROG \& I/O CMT] of the [LOAD A PROGRAM TO PLC] menu, the program on the NPST-GR is automatically compressed and stored in the built-in RAM of FP10SH CPU and the comment is automatically compressed and stored in the comment memory inside the user ROM of the ROM operation board.

5.6 How To Use a ROM Operation Board (for FP10SH only)

## Reading from the user ROM

Select the [PROG \& I/O CMT] option of the [LOAD A PROGRAM FROM PLC] menu to read the built-in RAM and the data of the comment memory to the NPST-GR.


### 5.6.2.2 Precautions for Comment Storage

To erase data in the comment memory on the ROM operation board, select the [PROG \& I/O CMT] option of the program erase function of NPST-GR.
When storing the after compressing the comment, approximately 1 MB of comment can be stored. Otherwise, approximately 256 kB of comment can be stored.
To compress the comment data, you must have the compression software LHA in the current directory and 530 kB of open area in the main memory.

### 5.6.3 Precautions for ROM Operation

Once the ROM has been installed, be aware that operation varies as described below, depending on the position of the program memory selector when the power supply is turned ON.

Power is turned ON with program memory selector set to ON (ROM) position When the power is turned ON, the contents memory (ROM) is automatically transferred into the built-in RAM. Note that the previous contents of the RAM will be erased.


Automatically transferred into the built-in RAM

Power is turned ON with program memory selector set to OFF (RAM) position Even if the memory (ROM) is installed, the programming tools read the contents of the built-in RAM.
In order to verify the contents of the memory (ROM), you can transmit the contents to the built-in RAM using your programming tool (* section 5.6.3.1).
To then perform ROM operation, turn the power OFF, set the memory selector to the ON (ROM) position. And then the power is turned ON and restart the system.


When the power is tuned ON, there is a possibility that the contents of built-in RAM and ROM will differ.

### 5.6.3.1 Transfer Data From ROM to the Built-in RAM



Procedure:

## Using NPST-GR software

1. Press the <CTRL> and <ESC> keys together to switch to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option from the [PROGRAM MANAGER] menu. And then press the <ENTER> key.
3. After verifying that the menu reads [COPY ROM TO RAM]. Press the <F1> key.

### 5.6.4 Transfer Data from RAM to FROM

### 5.6.4.1 Method for Transferring From RAM to FROM

Select the [COPY RAM TO ROM] function in the [PROGRAM MANAGER] function of NPST-GR to transfer the program and data of the CPU to the ROM. You can specify the start and end address for each area WL, WR, DT, FL, SV, EV, and LD.


## Procedure:

## Using NPST-GR software

1. Press the <CTRL> and <ESC> keys together to switch to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option from the [PROGRAM MANAGER] menu. And then press the <ENTER> key.
3. Press the <F2> key to switch to [COPY RAM TO ROM]
4. Press the <F3> key to call up switch on the menu, and specify the start and end address of the data file.
5. Press the <F1> key to transfer.

### 5.6.4.2 Storage Capacity of User ROM

The potential storage capacity of user ROM is:
Program capacity (Number of program step)
Data capacity (Total data file capacity)

+ System register capacity (Fixed value: 2 k words)
Total number of words
The largest number potential value of the above is 127 k words.


### 5.6.4.3 Precautions for Comment Storage

Editing of the program cannot be done during ROM operation. Transfer the data after turning the program memory selector OFF. (* section 5.6.5.1)

### 5.6.5 Writing to ROM

It is possible to write to the master memory (Flash ROM: AFP5208) when it is installed in the CPU, however the memory (EPROM: AFP5209) cannot be written with anything other than a commercially available ROM writer.

### 5.6.5.1 Writing of Master Memory (FROM) and Memory (EPROM)

## Procedure:

1. Turn the power OFF and install the ROM operation board installed with the master memory (FROM). Turn OFF the operation condition switches (program memory selector: lower dip switches SW5) of CPU.
2. Verify that the PROG. mode has activated and turn the power ON.
3. Using the NPST-GR, transfer the contents of the built-in RAM to master memory (FROM). (* [COPY PROGRAM BETWEEN ROM \& RAM])
4. When performing ROM operation, set the operation condition switches (program memory selector: lower dip switches SW5) of the CPU to ON, and then turn the power ON.

5. Turn the power OFF and detach the master memory (FROM) from the CPU. Attach it to the commercially available ROM writer.

6. Transfer the contents of master memory (FROM) to the ROM writer.

7. Detach the master memory (FROM) and attach the memory (EPROM) and begin writing.


- Refer to the commercially available ROM writer manual regarding the setting and writing method. If a passwords is on the CPU, it is possible to create a password for master memory.
- When writing the contents of the FP10SH built-in RAM to master memory (FROM), be sure to verify that the operation condition switches (program memory selector: lower dip switches SW5) is OFF position before turning the power ON.


## Transfer using the NPST-GR software

Use the [LOAD TO/FROM ROM WRITER] option of NPST-GR version 4.2 or later to directly transfer the commercially available ROM writer.

## Procedure:

1. In the [NPST CONFIGURATION] menu, press the <SHIFT> and <F6> keys to display the [ROM CONFIG].

2. Set the transmission rate and communication format that matches that for the ROM writer with, and press <F1> to save the settings.
3. Press the <ESC> key, and select [PROGRAM MANAGER] from the [NPST MENU] then select the [LOAD TO/FROM ROM WRITER] option. Press the <ENTER> key.

| [LOAD TO/FROM ROM WRITER] |  |
| :---: | :---: |
| READ $\quad$ WRITE | VRFY |
| INTEL HEX | MOTOROLA [S] |
| SERIAL PORT | CENTRNICS PORT FILE |
| NO PASSWORD | WITH PASSWORD |
| F1 | : EXECUTE. |

4. Specify the transmission format and connection method appropriate for the ROM writer and then select [WRITE]. Press the <F1> key. The data is transfered to the ROM writer.

next page
5. Attach the memory to the commercially available ROM writer. Write the data to the memory with the ROM writer.


## Note

Refer to the commercially available ROM writer manual regarding the setting and writing method. If a passwords is on the CPU, it is possible to create a password for master memory.

### 5.7 How To Use IC Card Board (for FP10SH only)

### 5.7.1 Overview of FP10SH IC Card Board



1) You can copy programs and comments an be written into the FP10SH using [COPY PROGRAM] in the NPST-GR. At this time, program is stored in the built-in RAM of the FP10SH and the comment is stored in the comment memory of the IC card board. (* section 5.7.2).
2) The program and data of the built-in RAM of the FP10SH can be written into the DOS format area of the IC memory card using [COPY RAM TO ROM] in the NPST-GR. (* section 5.7.2.3).
3) You can copy the program and data in the DOS format area of the IC memory card is written into the built-in RAM of the FP10SH using [COPY ROM TO RAM] in the NPST-GR. (* section 5.7.3).
next page
4) You can program and comment on the floppy disk or hard disk is written into the DOS format area of the IC memory card using [IC CARD MENU] in the NPST-GR. (* section 6.2)
5) If the power is turned ON with the operation condition switches (SW5 of lower dip switches, program memory selector) set to ON, the program and data in the DOS format area of the IC memory card automatically transfer into the built-in RAM FP10SH. (* section 5.7.3).

### 5.7.2 Function of IC Card Board

### 5.7.2.1 Comment Storage Function

The comment storage function has been added to the FP10SH. Use NPST-GR version 4 to store the comments to the IC memory card.
There are three types of comments: the line space comment, the comment sentence and $\mathrm{I} / \mathrm{O}$ comment.


## Storage to IC memory card

With NPST-GR version 4.2 or greater, by selecting the [PROG \& I/O CMT] of the [LOAD A PROGRAM TO PLC] menu, the program on the NPST-GR is automatically compressed and stored in the built-in RAM and the comment is automatically compressed and stored that uses the comment memory of the IC memory card.


Note
The IC card board (AFP6209A) has a built-in 512kB comment storage memory.
5.7 How To Use IC Card Board (for FP10SH only)

## Reading from IC memory card

Select the [PROG \& I/O CMT] option of the [LOAD A PROGRAM FROM PLC] memu to read the data of the built-in RAM and the comment memory to the NPST-GR.


### 5.7.2.2 Precautions for Comment Storage

To erase data in the comment memory on the IC memory card, select the [PROG \& I/O CMT] option of the program erase function of NPST-GR.
When storing the after compressing the comment, approximately 2MB of comment can be stored. Otherwise, approximately 512 kB of comment can be stored.
To compress the comment data, you must have the compression software LHA in the current directory and 530 kB of open area in the main memory.

### 5.7.2.3 Transfer Data from RAM to IC Memory Card

Select the [COPY RAM TO ROM] option in the NPST-GR [PROGRAM MANAGER] menu to transfer the program and data of the CPU to the IC memory card. Specify the start and end address for each area WL, WR, DT, FL, SV, EV, and LD.


Type of file created by the IC memory card

| Type | File name | Description |
| :--- | :--- | :--- |
| Program | AUTOEXEC.SPG | Program automatic start up |
| Data | AUTOEXEC.SDT | Readable and editable with the NPST-GR data <br> register edit function |

Note
If the stored data exceeds $\mathbf{2 5 , 4 7 2}$ words it becomes a AUTOEXEC.LDT data file.

### 5.7.2.4 Precautions for Data File Creation

Data files cannot be created with the IC card menu of NPST-GR, data register edit function or F14 (PGRD)/P14(PPGRD) instructions.
Refer to section 6.2.4 for the data storage capacity of IC memory card.

## Procedure:

1. Press the <CTRL> and <ESC> keys together to switch to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option from the [PROGRAM MANAGER] menu. And then press the <ENTER> key.
3. Press the <F2> key to switch to [COPY RAM TO ROM].
4. Press the <F3> key to call up switch on the menu, and specify the start and end address of the data file.
5. Press the <F1> key to transfer.
5.7 How To Use IC Card Board (for FP10SH only)

### 5.7.3 Precautions for IC Memory Card Operation

Once the IC memory card has been installed, be aware that operation varies as described below, depending on the position of the program memory selector (SW5 of lower dip switches) of operation condition switch when the power is turned ON.

## Power is turned ON when program memory selector (SW5) of operation condition switches set to ON position.

When the power is turned ON, the program file name <AUTOEXEC> of the IC memory card is automatically transferred into the built-in RAM. Note that the previous contents of the RAM will be erased.


Power is turned ON when program memory selector (SW5) of operation condition switches set to OFF position.
Even if the IC memory card is installed, the programming tool read the contents of the built-in RAM.
When operating the program that is written into the IC memory card, set the program memory selector (SW5) of the operation condition switches to ON position and then the power is turned ON and restart the system.


- Refer to chapter 6 for details about how to write to the program to the IC memory card.
- Refer to section 2.5.1.4 for details about how to set the operation condition switches.
5.7.3.1 Transfer Data From IC Memory Card To Built-in RAM


Procedure:
Using NPST-GR software

1. Press the <CTRL> and <ESC> keys together to switch to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option from the [PROGRAM MANAGER] menu. And then press the <ENTER> key.
3. After verifying that the menu reads [COPY ROM TO RAM] and press the <F1> key.
5.7 How To Use IC Card Board (for FP10SH only)

## Chapter 6

## IC Memory Card

6.1 Overview of IC Memory Card
$6-3$
6.2 Configuration of IC Memory Card ............. 6-6

6.2.2 IC Memory Card Formatting
Procedures ........................ . 6 - 8
$\begin{array}{ll}\text { 6.2.3 Procedure to Erase IC Memory } \\ & \text { Card ................................ } 6 \text { - } 9\end{array}$
6.2.4 Data Storage Capacity of IC Memory Card

6-10
6.2.5 Managing IC Memory Card ....... 6-11
6.3 How To Use IC Memory Card ............... 6-13
6.3.1 For Use as Program Memory . . . . . . 6-13
6.3.1.1 Writing the Program ...... 6-13
6.3.1.2 Reading the Program..... 6-15
6.3.2 For Use as Expansion Memory .... 6-19
6.3.2.1 Outline of Expansion
Memory ................. 6-19
6.3.2.2 Configuration of Expansion
Memory Area............. 6-21

### 6.1 Overview of IC Memory Card

The IC memory card is optional memory to be used with the FP10SH. It is not for use with the FP3. It has two main purposes, saving programs and expanding the data area memory. One IC memory card has the following three main applications:

- Exclusively for use in program storage
- Exclusively for use in expanding data memory area
- For combined use in program storage and expanding data memory area



## For use in program storage

The program is written and saved onto the IC memory card. The IC memory card writted program is then used as the program memory.
With the NPST-GR, change the name of the file to [AUTOEXEC] and make a copy of the file. Then, by turning the power ON while the program memory selection (SW5) of the operation condition switch is set to ON position (IC memory card), the program automatically loads into the built-in RAM and you can begin operation.
Execute the F14 (PGRD)/P14 (PPGRD) instruction during RUN and it is possible to switch the program with the program of any specified file name.
For use in expanding data memory area
Such things as the data written in the data register of FP10SH are written to the IC memory card. With this method, the IC memory card can be used as an expanded memory area can be used for the writing and reading of data by program.
When writing data, use the F13 (ICWT)/P13 (PICWT) instruction and when reading data from IC memory card, use the F12 (ICRD)/P12 (PICRD) instruction.
The FLASH-EEPROM type IC memory card is exclusively for reading.

Note
The IC memory card of SRAM type and FLASH-EEPROM type are split into two areas, one for program storage and one for expanding data memoy.

### 6.1 Overview of IC Memory Card

How the IC memory card is used


When using the IC memory card as program memory, there are three methods for reading a program:

- Reading automatically when the power is turned ON.
- Reading with the [IC CARD PROGRAM MANAGER] of the NPST-GR.
- Reading with the F14 (PGRD) instruction.


## Types of IC memory card

There are of two types of IC memory cards, the SRAM type, and a FLASH-EEPROM type. Selection can be made depending on the availability of use.

| Type | Memory capacity | Order number |
| :--- | :--- | :--- |
| SRAM type | 1 MB | AlC31000 |
| FLASH-EEPROM type | 1 MB | AIC30010 |

## SRAM type IC memory card

Most suitable for use with data memory area expansion
When used as expansion memory, use the F13 (ICWT)/P13 (PICWT) and F12 (ICRD)/P12 (PICRD) instructions for freely occurring data reading and data writing as desired.
Equipped with a battery used for data backup.

## FLASH-EEPROM type IC memory card

Since a backup battery is not necessary it is suited to saving programs.
Perform the program writing with in the [IC CARD MANAGER] of NPST-GR.
When used as expansion memory, it is limited to reading.

## Handling the IC memory card

- Avoid high temperature, high humidity and direct sunlight.
- Refrain from jolting or exposing the card to rough handling.
- Do not allow the card to get wet.
- Do not touch or allow foreign objects to contact the connectors.
- Do not place in or near flames.


### 6.2 Configuration of IC Memory Card

### 6.2.1 Program Memory and Expansion Memory Areas

The area where the program is saved as is, referred to as the "program area" and the area used for expansion of data memory is called the "expansion memory area." It is necessary to segregate the areas according to IC memory card use.
Left over capacity in IC memory card cannot be used.

## Exclusive use as program memory

When using exclusively for saving programs, it is necessary to use the NPST-GR to designate the whole IC memory card as program memory area.

SRAM type IC memory card:
Format all of the areas of the IC memory card using the [FORMAT IC CARD (SRAM)] of the [IC CARD PROGRAM MANAGER] menu. Refer to the section 6.2.2 for formatting procedure.

FLASH-EEPROM type IC memory card:

## Procedure:

1. Erase all of the areas of IC memory card using [ERASE IC CARD(F\&SCRAM)] of the [IC CARD PROGRAM MANAGER]. (* section 6.2.3)
2. Use [COPY FILES TO IC CARD (F-EEPROM)] to copy the program from floppy or a hard disk to the IC memory card.

## Note

When copying for a second time, re-execute from procedure 1.

## Exclusive use as data memory area

When using exclusively for expanding memory, it is necessary to designate the whole IC memory card as "expansion memory area" using NPST-GR.

## SRAM type IC memory card

Erase all of the areas using [ERASE IC CARD(F\&SRAM)] of the [IC CARD PROGRAM MANAGER] menu. (* section 6.2.3).

Do not format. Data can not be written if formatted.
When an IC memory card has been formatted once, to designate its entire area as "expansion memory area", select the [ERASE IC CARD (F\&SRAM)] option from the [IC CARD PROGRAM MANAGER] menu of the NPST-GR.

## Using program memory area and expansion memory area separately

You can set the area to be formatted as desired. All the area other than that formatted area (for program memory area) becomes expansion memory area.

## SRAM type

Specify the necessary area for program memory and format with the [FORMAT IC CARD (SRAM)] menu.

| THE | IC MEMORY CARD WILL |
| :--- | :--- | :--- | :--- | :--- |

## Note

Record the addresses and store in a safe place.

### 6.2.2 IC Memory Card Formatting Procedures

SRAM type IC memory card
Before saving the program, first format a IC memory card for MS-DOS and ensure that there is a program memory area for saving the program.

## Procedure:

1. Select the [FORMAT IC CARD (SRAM)] option from the [IC CARD PROGRAM MANAGER] menu of the NPST-GR software.
2. When the following screen appears, set the format size (format area).

3. Press the <F1> key to execute.

## FLASH-EEPROM type IC memory card

When you copy the program on the disk to the IC memory card, it simultaneously formats the card.

Procedure:

1. Select the [COPY FILES TO IC CARD (F-EEPROM)] option for the FLASH-EEPROM in the [IC CARD PROGRAM MANAGER] menu of the NPST-GR software.
2. When the following screen appears, set the format size (format area) and press the <F1> key.

| THE IC MEMORY CARD WILL BE FORMATTED. MEMORY AREA 512KB |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MS-DOS FORMAT AREA $[$ $256] \mathrm{KB}$  <br> EXPANDED MEMORY AREA ( 64 KB $-512 \mathrm{~KB})$ |  |  |  |  |  |
|  |  |  |  |  |  |
| * to change ms-dos format area, use right or left key. <br> * Expanded memory area = entire memory - ms-dos format area <br> * Contents in ic Card will be lost by formatting |  |  |  |  |  |

$\sqrt{3}$ next page
3. When the IC memory card status is displayed, press the $<\mathrm{Y}>$ key to format and simultaneously copy the file.


### 6.2.3 Procedure to Erase IC Memory Card

For the SRAM and FLASH-EEPROM type IC memory cards, before you can use an IC memory card for the expansion memory, you must first erase the IC memory card and secure an expansion memory area.

## Procedure:

1. Select the [ERASE IC CARD (F \& SRAM)] option in the [IC CARD PROGRAM MANAGER] menu of the NPST-GR software.
2. When the following screen appears, press the <F1> key to erase.

| [ ERASE ] |
| :--- |
| < CONTENTS IN IC CARD WILL BE LOST > |
| F1 : EXECUTE |

### 6.2.4 Data Storage Capacity of IC Memory Card

When storing a program or data in the IC memory card, the data storage capacity is as follows.

## Program only

Total number of bytes: program file (*.SPG), annotation comment (*.NCB), line space comment (*.GYO), and FAT area (see note)
Keep the total number of bytes for the files given above less than the MS-DOS format capacity.

## Note

## FAT area:

256 kB format $=6 \mathrm{kB}$
512 kB format $=6.5 \mathrm{kB}$
1 M format $=10 \mathrm{kB}$

## Program and I/O comment

Total number of bytes: program file (*.SPG), annotation comment (*.NCB), line space comment (*.GYO), I/O comment (*.SCM) and FAT area
Keep the total number of bytes for the files given above less than the MS-DOS format capacity. The I/O comment changes according to the size of the statements.

### 6.2.5 Managing IC Memory Card

With the NPST-GR software Ver. 3 or later, there is a menu for managing the IC memory card.

```
[IC CARD PROGRAM MANAGER]
[1. LOAD PROG FROM IC CARD (F&SRAM)]
[2. LOAD PROGRAM TO IC CARD (SRAM)]
[3. COPY FILES FROM IC CARD (F&SRAM)]
[4. COPY FILES TO IC CARD (SRAM)]
[5. COPY FILES TO IC CARD (F-EEPROM)]
[6. DELETE FILES (SRAM)]
[7. RENAME A FILE (SRAM)]
[8. ChANGE FILE ATTRIBUTE (SRAM)]
[9. ERASE IC CARD (F&SRAM)]
[A. FORMAT IC CARD (SRAM)]
```

Reading the programs and data stored in the IC memory card (For both the SRAM
and FLASH-EEPROM types ) and FLASH-EEPROM types )

- [1. LOAD PROG FROM IC CARD (F \& SRAM)]:

Selects one of the programs stored on the IC memory card and reads its to the NPST-GR.

## - [3. COPY FILES FROM IC CARD (F \& SRAM)]:

Reads the stored files of program or data from the IC memory card and copies it to a floppy disk or (to the hard disk).
To create a copy of the IC memory card, first copy the files of the IC memory onto a disk, then replace the card with a new IC memory card and copy the files from the disk to the new IC memory card using the [COPY FILES TO IC CARD] option.

## Initializing an IC memory card (For both the SRAM and FLASH-EEPROM types)

## - [9. ERASE IC CARD (F \& SRAM)]:

Clears the entire contents of the IC memory card. Clears all program areas formatted with [A. FORMAT IC CARD (SRAM)], and makes the whole area for expansion memory.

## Management of SRAM type IC memory card

- Before use, [A. FORMAT IC CARD (SRAM)]:

MS-DOS formats the IC memory card, and reserves a program memory area for saving the program. Any area not reserved as program memory area becomes expanded memory area.

- Writing to the IC memory card,


## [2. LOAD PROGRAM TO IC CARD (SRAM)]:

Writes the program on the NPST-GR to the IC memory card.

## [4. COPY FILES TO IC CARD (SRAM)]:

Copies the contents of a floppy disk or hard disk to the IC memory card. Also, with this function, you can select multiple programs and write them to the IC memory card at one time.

## - Other file management functions

## [6. DELETE FILES (SRAM)]:

Deletes programs on the IC memory card. Also, with this function, you can select multiple programs and delete at one time.
[7. RENAME A FILE (SRAM)]:
Changes the file names and titles of the program on the IC memory card

## [8. CHANGE FILE ATTRIBUTE (SRAM)]:

Exclusively reads the programs on the IC memory card to read-only files or hidden files.

## Writing to FLASH-EEPROM type IC memory card

- [5. COPY FILES TO IC CARD (F-EEPROM)]:

Writing to the FLASH-EEPROM type IC memory card is done by copying the entire contents of a floppy disk or hard disk at one time.
With the FLASH-EEPROM type IC memory card, partial editing of contents, file name changes, and erasing cannot be performed. Changes should be made on a disk and then the entire disk should be copied to the IC memory card.

### 6.3 How To Use IC Memory Card

### 6.3.1 For Use as Program Memory

By saving the program to a IC memory card, it is simple to create a backup or load it to another CPU.


Furthermore, by saving more than one program, switching between the programs can be done as necessary.


### 6.3.1.1 Writing the Program

There are 3 methods for writing programs to the IC memory card.

- Use the [IC CARD PROGRAM MANAGER] menu in the NPST-GR software, directly write the program that is saved on the disk to the IC memory card. Possible with all types of IC memory card.
- Directly write the program that is made by the NPST-GR software to the IC memory card. Only possible with the SRAM type IC memory card.
- Write the program on the RAM of the CPU into the IC memory card. Only possible with SRAM type IC memory card.
When writing programs to FLASH-EEPROM type IC memory card, first save the program to disk, then using the [IC CARD PROGRAM MANAGER] option of the NPST-GR software, write to the IC memory card.

Method 1: Use the [IC CARD PROGRAM MANAGER] function in the NPST-GR software, directly write the program that is saved on the disk to the IC memory card. (For all types of IC memory card)


## Procedure:

1. Select the [SAVE A PROGRAM TO DISK] option in the [PROGRAM MANAGER] menu of the NPST-GR, or the [COPY FILES FROM IC CARD (F \& SRAM)] option in the [IC CARD PROGRAM MANAGER] menu, and save the program to floppy disk or hard disk.
2. From the [IC CARD PROGRAM MANAGER] menu of the NPST-GR, select the [COPY FILE TO IC CARD] option of the IC memory card type that is to be used.
3. Press the <F1> key to execute.

- You can select more than one file and copy them at one time.
- If you need the contents to be copied to the built-in RAM, when the power is turned ON, change the name of the program to AUTOEXEC. (* section 6.3.1.2)
Method 2: Directly write the program that is made by the NPST-GR software to the IC memory card. (For the SRAM type IC memory card)


Procedure:

1. Select the [LOAD PROGRAM TO IC CARD (SRAM)] option in the [IC CARD PROGRAM MANAGER] menu of the NPST-GR software.
2. Press the <F1> key to execute.

Method 3: Write a program on the RAM of the CPU into the IC memory card. (For the SRAM type IC memory card)


By performing the following procedures, the data on the RAM of the CPU is written to the IC memory card and named "AUTOEXEC.SPG".

## Procedure:

1. Press the <CTRL> and <ESC> keys together to
change to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option of the [PROGRAM MANAGER] and then press the <ENTER> key.
3. Press the <F2> key to change the [LOAD COPY RAM TO ROM].
4. Press the <F1> key to execute.

### 6.3.1.2 Reading the Program

There are 4 methods of reading the program saved in the IC memory card.

- Read the program on the IC memory card and directly load it into the built-in RAM of the CPU when the power is turned ON.
- Use the programming tool to read the program of the IC memory card and directly load it into the built-in RAM of the CPU.
- Use the [LOAD PROGRAM FROM IC CARD] option in the [IC CARD PROGRAM MANAGER] menu of the NPST-GR, and select one of the programs saved in the IC memory card and read it to the NPST-GR (memory of personal computer).
- Use the F14 (PGRD) instruction to read the program from the IC memory card, and directly load it into the built-in RAM of the CPU.

Method 1: Read the program on the IC memory card and directly load it into the built-in RAM of the CPU when the power is turned ON.
By just turning ON the CPU, the device automatically reads the program of the IC memory card and loads the program to the built-in RAM of the CPU.


The program that is automatically read is the program named "AUTOEXEC" and is the target of automatic reading.

## Procedure:

1. While the power is turned OFF, set the program memory selection (SW5) of the operation condition switches on the CPU to the ON (using optional memory) position, and set the IC memory card access enable switch to ON position.


## 2. Turn ON the CPU.

Method 2: Use the programming tool to read the program of the IC memory card and directly load it into the built-in RAM of the CPU.
With simple operation of the programming tool, reads the program saved on the IC memory card, and load it to the built-in RAM of the CPU.


The program read is the program named "AUTOEXEC.SPG".

Procedure:

1. Press the <CTRL> and <ESC> keys together to change to the online monitor mode.
2. Press the <ESC> key to display the [NPST MENU]. Select the [COPY PROGRAM BETWEEN ROM \& RAM] option of [PROGRAM MANAGER] menu and then press the <ENTER> key.
3. Press the <F2> key to change the [COPY ROM TO RAM] option.
4. Press the <F1> key to execute.

Method 3: Use the [LOAD PROGRAM FROM IC CARD] option in the [IC CARD PROGRAM MANAGER] menu of the NPST-GR, and select one of the programs saved in the IC memory card and read it to the NPST-GR (memory of personal computer).


Procedure:

1. Select the [LOAD PROGRAM FROM IC CARD] option in the [IC CARD PROGRAM MANAGER] menu of the NPST-GR software.
2. Select the desired file from the displayed file names.
3. Press the <F1> key to load the program.

When loading the program on the NPST-GR to the built-in RAM of the CPU, select the [LOAD A PROGRAM TO PLC] option of the [PROGRAM MANAGER] menu.

Method 4: Use the F14 (PGRD) instruction to read the program from the IC memory card and directly load it into the built-in RAM of the CPU.


By first saving the programs you desire on the IC memory card, you can use the F14 (PGRD) instruction in the program, to switch a program while in the RUN mode (while in operation).

The following details the describe the program after executing F14 (PGRD) instruction.

- The program will continue executing until the END instruction is executed.
- The CPU enters the PROG. mode and the program is read from the IC memory card and load to the built-in RAM of the CPU.
- The CPU automatically switches to the RUN mode, and the new program executes.


## Program Example

With F14 (PGRD) instruction, specify a saved file name by the NPST-GR to call up the program of from IC memory card.


For the program above, the contents ("STEP 1") stored in DT100 is the file name used to call up the program.
To store the program name to registers such as DT100, you can write it with alphanumeric code using F0 (MV) or F1 (DMV) instruction, or you can write it with ASCII conversion using F95 (ASC) instruction. For more details, refer to the programming manual.

## Note

There are dangers involved when switching programs while in the RUN mode. Carefully read the section regarding the F14 (PGRD) instruction in the programming manual.

### 6.3.2 For Use as Expansion Memory

### 6.3.2.1 Outline of Expansion Memory

The expansion memory area is an independent area from the internal memory of the CPU that stores word data. Use the F12 (ICRD) and F13 (ICWT) instructions to read and write data to this area. Below are some of the things that you can do by using the expansion memory area.
As reading and writing is easily done using high-level instructions, you can to use the expansion memory as external memory for the CPU.

## Writing

Use the F13 (ICWT) instruction to load the word data stored in the data register of the CPU to the IC memory card.
$\begin{aligned}-H & {[F 0 \text { MV, K 100, DT } 9} \\ & \quad[\text { F13 ICWT, DT 9, K 1, H3FFF }\end{aligned}$ $]$
$]$

With the above program, after the constant K100 is stored in DT9, F13 (ICWT) instruction is used to write one word of data from the beginning of DT9 (K100) to the H3FFF address of the IC memory card. For details refer to the F13 (ICWT) instruction of the programming manual.

next page

## Reading

Use the F12 (ICRD) instruction to load the word data stored on the IC memory card to the data register of the CPU.

-     - 

The above program reads a one word data from the H3FFF address of the IC memory card to DT7. For details refer to the F12 (ICRD) instruction of the programming manual.


When dealing with many different data or other such applications, you can create a table to store the different control data and easily switch between the data according to the data type you are using.


Create a data table in the IC memory card, such as outlined above, so that the data is read to the CPU every time you switch data.

### 6.3.2.2 Configuration of Expansion Memory Area

Areas of the IC memory card that are not formatted can be used as expansion memory area.
One word (two bytes) can be stored in one address. As the following example illustrates, in a 512 kB area, data of 262,143 words can be stored.
$\frac{(512 \times 1024) \text { bytes }}{2}=262,143$ words
In the expansion memory area, the addresses are numbered by word units and, regardless of the size of the formatted area, the starting address is numbered as $0(\mathrm{HO})$. For example, the addresses for a 512 kB ( 256 k words) area are from as H 0 to H3FFFE.

## Example: When a 512 kB of SRAM type IC memory card is designated as expansion memory (unformatted).


6.3 How To Use IC Memory Card

## Chapter 7

## Self-Diagnostic and Troubleshooting

7.1 Self-Diagnostic Function ..... 7-3
7.1.1 Status Indicator LEDs on CPU ..... 7-3
7.1.2 Operation When an Error Occurs ..... 7-4
7.1.2.1 Allowing Duplicated Output ..... $7-4$
7.1.2.2 Continuing After An Operation Error ..... 7-4
7.2 Troublesooting ..... 7-5
7.2.1 If the ERROR LED Lights ..... 7-5
7.2.2 If the ALARM LED Lights ..... 7-7
7.2.3 If the LED (POWER) of Power Supply Unit Does Not Light ..... 7-7
7.2.4 If Outputting Does Not Occur as Desired ..... 7-8
7.2.5 If a Communication Error Appears When Using NPST-GR ..... $7-10$
7.2.6 If a Protect Error Message Appears ..... 7-11

### 7.1 Self-Diagnostic Function

### 7.1.1 Status Indicator LEDs on CPU

| Condition | LED status |  |  |  |  |  |  | Description | Program execution status |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RUN | PROG. | TEST | BREAK | ERROR | BAT. | ALARM |  |  |
| Normal condition | ON | OFF | OFF | OFF | OFF | OFF | OFF | Normal operation in RUN mode | Operation |
|  | OFF | ON | Varies | OFF | OFF | OFF | OFF | Normal operation in PROG. mode | Stop |
|  | Flashes | OFF | Varies | OFF | OFF | OFF | OFF | Forcing ON/OFF in RUN mode | Operation |
|  | OFF | ON | ON | Varies | Varies | OFF | OFF | TEST/RUN mode (break condition) | Stop |
|  | ON | OFF | ON | OFF | Varies | OFF | OFF | TEST/RUN mode (operating condition) | Operation |
| Abnormal condition | OFF | Varies | Varies | Varies | ON | Varies | OFF | When a self-diagnostic error occurs (stops) | Stop |
|  | ON | OFF | OFF | OFF | ON | Varies | OFF | When a self-diagnostic error occurs (continues) | Operation |
|  | Varies | Varies | Varies | Varies | Varies | ON | OFF | Backup battery error occurs | Operation |
|  | Varies | Varies | Varies | Varies | Varies | Varies | ON | When a watchdog timer error occurs | Stop |
|  | OFF | Flashes | Varies | OFF | Varies | Varies | OFF | MEWNET-F slave station waiting error occurs | Stop |

The FP3/FP10SH CPU has a self-diagnostic function which identifies errors and stops operation if necessary.
When an error occurs, the status of the status indicator LEDs on the CPU vary, as shown in the table above.

7.1 Self-Diagnostic Function

### 7.1.2 Operation When an Error Occurs

Normally, if an error occurs, operation of the FP3/FP10SH stops.
There are some instances in which operation continues even if an error occurs, such as with a battery error.
The user may select whether operation is to be continued or stopped if a duplicate output error or operation error occurs, by setting the system registers. You can set the system registers with NPST-GR software.

## Procedure:

1. Press the <ESC> key to display the [NPST MENU], select the [SYSTEM REGISTER] option from the [PLC CONFIGURATION] menu and press <ENTER> key.
2. In the [PLC CONFIGURATION] screen, press the <F8> key and select the [ACT ON ERROR] option.

| Register <br> No. | ltem | Descriotion |
| :--- | :--- | :--- |
| 20 | DUPLICATE OUTPUT | [DISE, ENAB] |
| 21 | OUTPUT UNIT FUSE BLOW | [STOP, CONT] |
| 22 | INTELLIGENT UNIT ERROR | [STOP, CONT] |
| 23 | I/O VERIFY ERROR | [STOP, CONT] |
| 24 | W.D.T TIME OUT BY OPE JAM | [STOP, CONT] |
| 25 | UNUSED |  |
| 26 | OPERATION ERROR | [STOP, CONT] |
| 27 | REMOTE I/O SLAVE LINK ERROR | [STOP, CONT] |
| 28 | I/O ERROR IN REMOTE I/O SLAVE | [STOP, CONT] |
| 29 | UNUSED |  |
| 4 | BATTERY ERROR INDICATION | [ENAB, DISA] |

### 7.1.2.1 Allowing Duplicated Output

When you change system register 20 settings ("ENAB") using the NPST-GR software, duplicated output is not regarded as an error and the FP3/FP10SH continuse to operate.

### 7.1.2.2 Continuing After An Operation Error

When you change system register 26 settings ("CONT") using the NPST-GR software, the FP3/FP10SH continues to operate. In this case, even if the FP3/FP10SH continues to operate, this is regarded as an error.

This applies to system registers 21 through 28 as well.

### 7.2 Troublesooting

### 7.2.1 If the ERROR LED Lights

<Condition>
The self-diagnostic error occurs.

## <Procedure 1>

Replace the backup battery of the CPU when the BATT. LED is ON. (* section 8.1.1.2)

## <Procedure 2>

Check the error code using the programming tool.

## Using NPST-GR software

In the ONLINE mode, select "STATUS DISPLAY." At the bottom of the "STATUS DISPLAY" window, you can find the error code.

SLF DIAGN ERR CD (45) [OPERATION ERROR]


## Using FP programmer II Ver. 2

Press the keys on the FP programmer II Ver. 2 as shown on the right.
When self-diagnostic error occurs, the screen
shown on the right is displayed.
 FUNCTION ERR E45

## Error code is 1 to 9

<Condition>
There is a syntax error in the program.

<Procedure 1>
Change to PROG. mode and clear the error.
<Procedure 2>
Execute a total-check function to determine the location of the syntax error.
Refer to NPST-GR software manual for details about the total-check method.

### 7.2 Troublesooting

## Error code is 20 or higher

## <Condition>

A self-diagnostic error other than a syntax error has occurred.
<Procedure 1>
Use the programming tool in PROG. mode to clear the error.

## Using NPST-GR software

Press the <F3> key in the "STATUS DISPLAY" menu described on the previous page.
Error code 43 and higher can be cleared.

## Using FP programmer II Ver. 2

Press the keys as follows. Error code 43 and higher can be cleared.


In the PROG. mode, the power supply can be turned OFF and then ON again to clear the error, but all of the contents of the operation memory except hold type data are cleared.
An error can also be cleared by executing a self-diagnostic error set instruction F148 (ERR)/P148 (PERR).

For version 4.3 or earlier FP3 CPU, change to the PROG. mode and turn the power OFF and ON to clear the error condition.
<Procedure 2>
Follow the procedures described in the table of error codes (* section Appendix F).

## Note

When an operation error (error code 45) occurs, the address at which the error occurred is stored in special data registers (FP3: DT9017 and DT9018, FP10SH: DT90017 and DT90018). If this happens, monitor the address at which the error occurred before cancelling the error.

### 7.2.2 If the ALARM LED Lights

## <Condition>

The system watchdog timer has been activated and the operation of FP3/FP10SH has been stopped.
<Procedure 1>
Set the mode selector of the FP3/FP10SH CPU from RUN to PROG. and turn the power OFF and then ON.

- If the ALARM LED is turned ON again, there is probably an abnormality in the FP3/FP10SH. Please contact your dealer.
- If the ERROR LED is turned ON, go to section 7.2.1.
<Procedure 2>
Set the mode selector from PROG. to RUN.
If the ALARM LED is turned ON, the program execution time is too long. Check the program, referring the following:
- Check if instructions such as JP or LOOP are programmed in such a way that a scan can never finish.
- Check that interrupt instructions are executed in succession.


### 7.2.3 If the LED (POWER) of Power Supply Unit Does Not Light

## <Procedure 1>

Check wiring of power supply unit.

## <Procedure 2>

For power supply unit (AFP3631 or AFP3638), check that the voltage selecting terminal is set correctly (* section 2.6).

For use at 100 to 120 V AC, short the voltage selecting terminals with the short circuiting bar.

### 7.2 Troublesooting

## <Procedure 3>

Check if the power supplied to the power supply unit is in the range of the rating (* section 2.6.1).

- If the capacity of internally supplied power ( 5 V ) is insufficient, investigate different unit combinations.
- If the capacity of externally supplied power $(24 \mathrm{~V})$ is insufficient, install a separate 24 V DC power supply.


## <Procedure 4>

Check if a fuse has blown.

If a fuse has blown, replace the fuse (* section 8.1.3).

## <Procedure 5>

Disconnect the power supply wiring to the other devices if the power supplied to the power supply unit is shared with them.

If the LED on the power supply unit turn ON at this moment, pepare another power supply for other devices or increase the capacity of the power supply.

### 7.2.4 If Outputting Does Not Occur as Desired

Proceed from the check of the output side to the check of the input side.
Check of output condition <1>
Output indicator LEDs are ON
<Procedure 1>
Check the wiring of the loads.

## <Procedure 2>

Check if the power is properly supplied to the loads.

- If the power is properly supplied to the load, there is probably an abnormality in the load. Check the load again.
- If the power is not supplied to the load, there is probably an abnormality in the FP3/FP10SH's output circuit. Please contact your dealer.


## Check of output condition <2>

## Output indicator LEDs are OFF

```
- <Procedure 1>
Monitor the output condition using a programming tool.
```

- If the output monitored is turned ON, there is probably a duplicated output error.
<Procedure 2>
Forcing ON the output using forcing I/O function.
- If the output indicator LED is turned ON, go to input condition check.
- If the output indicator LED remains OFF, there is probably an abnormality in the output unit. Please contact your dealer.


## Check of input condition <1>

## Input indicator LEDs are OFF

## - <Procedure 1>

Check the wiring of the input devices.

<Procedure 2>
Check that the power is properly supplied to the input terminals.

- If the power is properly supplied to the input terminal, there is probably an abnormality in the input unit. Please contact your dealer.
- If the power is not properly supplied to the input terminal, there is probably an abnormality in the input device or input power supply. Check the input device and input power supply.


## Check of input condition <2>

Input indicator LEDs are ON

## <Procedure>

Monitor the input condition using a programming tool.

- If the input monitored is OFF, there is probably an abnormality with the input unit. Please contact your dealer.
- If the input monitored is ON, check the program again.

Also, check the leakage current at the input devices (e.g., two-wire type sensor) and check the program again referring the following:
Check for the duplicated use of output. Check the program flow when a control instruction such as MC or JP is used.
Check the settings of the I/O allocation.

### 7.2.5 If a Communication Error Appears When Using NPST-GR

<Procedure 1>
Check if the baud rate and data length settings of the FP3/FP10SH and NPST-GR are the same.

NPST-GR baud rate setting

1. Open [NPST MENU] by pressing the <ESC> key, then select "NPST CONFIGURATION" to skip to the [NPST CONFIGURATION] subwindow.
2. Select a baud rate ( 9600 or 19200).
3. Press the <F1> key and select "SAVE DISK? YES" to register this change onto the disk.

FP3/FP10SH baud rate setting
Use the baud rate selector to enter the setting for the FP3/FP10SH. (* section 5.2.1)

Note
Depending on the personal computer, there are times when baud rate of 19,200 bps or greater are not supported. If problems occur, set both the personal computer and FP3/FP10SH to 9,600 bps.
<Procedure 2>
Check the FP PC cable and RS232C adapter.
RS232C adapter needs to be customized to match your computer.
<Procedure 3>
Confirm the setting of the personal computer referring to the manual for your computer.
Set your personal computer's RS232C parameter to asynchronous.

### 7.2.6 If a Protect Error Message Appears

## When ROM is installed in the FP3/FP10SH CPU

If the ROM is installed on the FP3/FP10SH CPU, the program cannot be modified and a "protect error" occurs.

## <Procedure 1>

Turn OFF the power of the FP3/FP10SH and set the memory selector of CPU to the RAM position.

<Procedure 2>
Modify the program of the internal RAM using the programming tool.

<Procedure 3>
Save the modified program to the memory or master memory (* section 5.4.4) and start operation again.

## If the program memory is protected

<Procedure>
Set the program memory protection switch of the operation condition switches for CPU to OFF (write enabled) position.

## When a password is set for the FP3/FP10SH

<Procedure>
Enter a password in the [SET PLC PASSWORD] menu in NPST-GR software and select "enable."

1. Open [NPST MENU] by pressing the <ESC> key, and then select "PLC CONFIGRATION" to skip to the [PLC CONFIGRATION] window. In the [PLC CONFIGRATION] window, select "SET PLC PASSWORD."
2. Enter the password and select enable (ENAB).
7.2 Troublesooting

## Chapter 8

## Maintenance

8.1 Replacement of Spare Parts ..... 8 -3
8.1.1 Replacement of Backup Battery ..... 8 -3
8.1.1.1 Lifetime of Backup Battery ..... 8-3
8.1.1.2 Replacement Method of Battery ..... 8-4
8.1.2 Battery of IC Memory Card ..... 8-6
8.1.2.1 Battery Lifetime ..... 8-6
8.1.2.2 Replacement Method of Battery ..... $8-7$
8.1.3 Replacement of Fuse for Power Supply Unit ..... 8-8
8.1.3.1 Replacement Method of Fuse ..... 8-8
8.1.4 Removable Terminal Block for Input and Output Units ..... 8-9
8.1.5 Replacement of Relay for Output Unit ..... 8-9
8.1.5.1 Replacement Method of Relay ..... 8-9
8.1.6 Replacement of Fuse for Output Unit ..... $8-11$
8.1.6.1 Replacement Method of Fuse ..... 8-11
8.2 Preventive Maintenance ..... 8-12

### 8.1 Replacement of Spare Parts

### 8.1.1 Replacement of Backup Battery

### 8.1.1.1 Lifetime of Backup Battery

The battery lifetime may vary depending on type of CPU you use.

| CPU type |  |  | Battery lifetime (at $25^{\circ} \mathrm{C} / 77^{\circ} \mathrm{F}$ ) (Typical lifetime in actual use) |
| :---: | :---: | :---: | :---: |
| FP3 | AFP3210C-F |  | 17,000 hours or more (approx. 34,000 hours) |
|  | AFP3211C-F, AFP3220C-F |  | 10,000 hours or more (approx. 22,000 hours) |
| FP10SH | AFP6211V3 | CPU only | 9,500 hours or more (approx. 57,000 hours) |
|  |  | When used expansion memory | 7,600 hours or more (approx. 44,000 hours) |
|  | AFP6221V3 | CPU only | 4,800 hours or more (approx. 29,000 hours) |
|  |  | When used expansion memory | 4,300 hours or more (approx. 25,000 hours) |

The backup battery should be replaced periodically, to avoid overlooking a weakened battery.
A drop in the battery voltage can be confirmed with special internal relays R9005 and R9006, the ERROR LED and BATT. LED. Although the backup battery function does not stop operation, be sure to replace new battery within a week.

## Backup battery

Order number of backup battery with connector for FP3/FP10SH: AFP8801

## Note

Never throw batteries into a fire, disassemble or charge the battery in order to prevent accidents such as bursting, fire or heat generation.
8.1 Replacement of Spare Parts

### 8.1.1.2 Replacement Method of Battery

When replacing the battery, be sure to keep power of CPU ON.
If the battery is to be replaced with the power OFF, apply power to the FP3/FP10SH CPU for at least 30 minutes, and then turn the power supply OFF and replace it within 10 minutes.

## Procedure:

## 1. Open the unit cover of CPU.

2. Pull the lead wire to remove the connector. <FP3 CPU>

<FP10SH CPU>

3. Insert the new battery and connect the connector.
4. Close the unit cover making sure that lead wire is not caught in the cover.
5. To cancel the error condition, perform either the following operations:

- Turn the INITIALIZE/TEST switch ON.
- Turn the power OFF and then back ON.

Be aware that if you turn ON the initialize/test switch, the data register of hold type and other contents of operation memory will also be initialized. (For the FP10SH, by using the system register, you can set it so that it does not clear the operation memory. For more details, refer to the system register on programming manual.)

### 8.1.2 Battery of IC Memory Card

### 8.1.2.1 Battery Lifetime

| Type | Order number | Memory capacity | Battery lifetime |
| :--- | :--- | :--- | :--- |
| SRAM type <br> IC memory card | AIC31000 | 1 MB | 2 years or more |

The battery should be replaced periodically, to avoid overlooking a weakened battery. A drop in the battery voltage can be confirmed with the error code K54 or K55 in special data register DT90000 and the ERROR LED turns ON. The error codes can be confirmed with the programming tool (NPST-GR software).

- Error code K54: Data in the IC memory card cannot guaranteed. Replace the battery of the IC memory card as soon as possible.
- Error code K55: Data in the IC memory card is maintained but the voltage of the battery for IC memory card lowers. Replace the battery of the IC memory card.
Although the backup battery function does not stop operation, be sure to replace new battery within a week.

For the FP10SH, the battery condition of the IC memory card can be judged using the special internal relays R9101 and R9102.

| R9101 | R9102 | Battery condition of IC memory card |
| :--- | :--- | :--- |
| OFF | OFF | No battery replacement required. |
| OFF | ON | Battery replacement is necessary. The data in the IC memory card is <br> maintained. |
| ON | OFF | Battery replacement is necessary. The data in the IC memory card <br> cannot guaranteed. |
| ON | ON |  |

## Backup battery for IC memory card

| Type | Description |
| :--- | :--- |
| SRAM type IC memory card (AIC31000) | Lithium battery CR2025 or equivalent |

### 8.1.2.2 Replacement Method of Battery

The battery can be replaced while the power supply of FP10SH is turned ON.

## Procedure:

1. Open the unit cover of CPU.
2. Set the IC memory card access enable switch to OFF position. The IC memory card access LED turns OFF.

3. Pull out the IC memory card.
4. Use the screwdriver supplied with the IC memory card to remove the screw on the card side.

5. Remove the battery and insert the new battery.
6. Attach the cover and tighten the screw in place.
7. Insert the IC memory card to the slot for the card in CPU until the eject button sticks out.
8. Set the IC memory card access enable switch to ON position.

If you are replacing the battery after turning OFF the power supply of FP10SH, then steps 2 and 8 are unnecessary. Though be sure to finish the replacement procedure within 10 minutes.

### 8.1.3 Replacement of Fuse for Power Supply Unit

### 8.1.3.1 Replacement Method of Fuse

Be sure to turn OFF the power to the FP3 and then replace fuse.


Procedure:

1. Remove the fuse holder with a flat-head screwdriver.
2. Replace the fuse with a new one.
3. Attach the fuse holder by pressing it in.

Replacement fuse for power supply unit
Fuses are for the FP3 power supply unit only. Be sure to specify the appropriate order number given below.

| Description | Order number |
| :--- | :--- |
| 2A type (FP3 power supply unit: AFP3631, AFP3634) | AFP88021 |
| 4A type (FP3 power supply unit: AFP3638) | AFP88022 |

Note
Always have the power supply turned OFF while replacing a fuse.

### 8.1.4 Removable Terminal Block for Input and Output Units

The removable terminal block is used on the terminal type input and output units.
The removable terminal block can be removed while it is still wired. Therefore, if a malfunction or other error occurs, replacement of the unit and other maintenance procedures can be carried out speedily.
Loosen the screws on both ends to remover the terminal block. Then pull out the terminal block from the unit.
Attach the terminal block to the unit, and be sure to tighten the screws well.


### 8.1.5 Replacement of Relay for Output Unit

### 8.1.5.1 Replacement Method of Relay

The relay type output unit with relay socket has relay replacement possibility. If the relay fails, you can replace only relay. Be sure to turn OFF the power the FP3 and then remove the output unit from the backplane before replacing relay.

## Procedure:

1. Remove the nylon rivet on the top and bottom of the output unit.
8.1 Replacement of Spare Parts
2. Insert a flat-head screwdriver into the side slot of the unit and remove the front case by rotating the screwdriver.

3. Pull the PC board out of the case.

4. Remove the failed relay from the socket and insert a new one.
5. Follow the above steps in reverse order to reassemble the unit.

Replacement relay
Be sure to specify the appropriate order number given below.

| Output unit order number | Relay order number |
| :--- | :--- |
| AFP33203-F | APC33125 |

### 8.1.6 Replacement of Fuse for Output Unit

Replacement fuse for output unit
Be sure to select the fuse referring to the table below.

| Output unit |  | Fuse |  |
| :--- | :--- | :--- | :--- |
| Type | Order number | Order number |  |
| Transistor output <br> type | NPN 16 points | AFP33483-F | AFP88042 |
|  | PNP 16 points | AFP33583-F |  |
| Triac output type | 16 points | AFP33703 | AFP88032 |

### 8.1.6.1 Replacement Method of Fuse

Be sure to turn OFF the power the FP3/FP10SH and then remove the output unit from the backplane before replacing fuses.

## Procedure:

1. Remove the nylon rivet on the top and bottom of the unit.
2. Insert a flat-head screwdriver into the side slot of the unit and remove the front case by rotating the screwdriver.

3. Pull the PC board out of the case.

4. Remove the failed fuse from the holder and insert a new one.
5. Follow the above steps in reverse order to reassemble the unit.

### 8.2 Preventive Maintenance

Although the FP3/FP10SH system has been designed in such a way to minimize maintenance and offer troublefree operation, several maintenance aspects should be taken into consideration.
If preventive maintenance is performed periodically, you will minimize the possibility of system malfunctions.

| Inspection item | Inspection description | Basis of judgement | Reference |
| :---: | :---: | :---: | :---: |
| Power supply unit | Check POWER LED on power supply unit | Normal if ON | Section 2.6 |
|  | Power supply unit | Periodic replacement (approx. 20,000 hours operation) |  |
| CPU display | Check RUN LED | ON in RUN state | Section 2.4, 2.5 and 7.1 |
|  | Check ERROR LED | Normal if OFF |  |
|  | Check ALARM LED | Normal if OFF |  |
|  | Check BATT. LED | Normal if OFF |  |
| Input/output unit display | Check input/output display LED | Normal if ON during ON, and OFF during OFF | Section 2.8 |
| Installation condition | Backplane mounting looseness | Securely mounted | Section 4.1 |
|  | Looseness and/or play in unit |  |  |
| Connection condition | Looseness of terminal screw | No looseness | Section 4.1 |
|  | Proximity of connection in pinch terminal | Pinched parallel |  |
|  | Connector looseness | Locked in |  |
|  | Connection condition of expansion cable | Connector section is not loose |  |
| Power supply voltage of power supply unit | Voltage between terminals | AFP3631 and AFP3638: 85 to 132 V AC or 170 to 264 V AC | Section 4.2 |
|  |  | $\begin{gathered} \text { AFP3634: } 16.8 \text { to } 28.8 \mathrm{~V} \\ \text { DC } \end{gathered}$ |  |
| Power supply voltage <br> for input/output | Voltage between terminals | Within the specified range of each unit | $\text { Section } 2.9 \text { to }$ $2.11$ |
| Ambient environment | Ambient temperature | 0 to $55^{\circ} \mathrm{C} / 32$ to $131{ }^{\circ} \mathrm{F}$ | Section 4.1 |
|  | Ambient humidity | 30 to 85 \% RH |  |
|  | Operating condition | No dust or corrosive gas |  |
| Backup battery | Battey for CPU | Regular replacement | Section 8.1.1 |
|  | Battery for IC memory card | Regular replacement | Section 8.1.2 |
| Fuse | Fuse of power supply unit | Regular replacement | Section 8.1.3 |
|  | Fuse of output unit | Regular replacement | Section 8.1.6 |

## Appendix A

## Performance Specifications

A. 1 FP10SH Performance Specifications ..... A-3
A. 2 FP3 Performance Specifications ..... A - 6

## A. 1 FP10SH Performance Specifications

| Item |  | Descriptions |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP6221V3 | AFP6211V3 |
| Program method |  | relay symbol |  |
| Control method |  | cyclic operation |  |
| Controll-a ble I/O points | using one backplane | max. 512 points |  |
|  | using master and three expansion backplanes | max. 2,048 points |  |
|  | using remote I/O system | max. 8,192 points |  |
| Program memory | built-in memory | RAM |  |
|  | Optional memory | IC memory card (* Note 4) or EPROM/FROM (* Note 5) |  |
| Program capacity |  | approx. 30 k steps (Approx. 60 k or 120 k steps available by installing optional expansion memory.) |  |
| Number of instructions | basic | 95 types |  |
|  | high-level | 431 types |  |
| Operation speed (typical value) | basic instructions | from 40 ns per instruction | from 100 ns per instruction |
|  | high-level instructions | from 80 ns per instruction | from 200 ns per instruction |
| Relays | external input relays (X) | 8,192 points |  |
|  | external output relays (M) (* Note 1) | 8,192 points |  |
|  | internal relays (R) <br> (* Note 2) | 14,192 points |  |
|  | timer/counter (* Note 2) | total 3,072 points <br> (TM number of timer ( $T$ ) and counter ( C ) can be changed.) <br> - down type ON-delay timer: 0.001 to $32.767 \mathrm{~s}, 0.01$ to 327.67 s <br> 0.1 to 3276.7 s or 1 to $32,767 \mathrm{~s}$ <br> - down type preset counter: 1 to 32,767 counts |  |
|  | $\begin{aligned} & \text { link relays (L) } \\ & (* \text { Note 1, 2) } \end{aligned}$ | 10,240 points |  |
|  | pulse relays (P) <br> (* Note 1, 2) | 2,048 points |  |
|  | alarm relays (E) <br> (* Note 1, 2) | 2,048 points |  |

A. 1 FP10SH Performance Specifications

| Item |  | Descriptions |  |
| :---: | :---: | :---: | :---: |
| Order number |  | AFP6221V3 | AFP6211V3 |
| $\begin{aligned} & \hline \begin{array}{l} \text { Memory } \\ \text { areas } \end{array} \\ & \hline \end{aligned}$ | data registers (DT) (* Note 2) | 10,240 words |  |
|  | file registers (FL) (* Note 2) | 32,765 words |  |
|  | $\begin{aligned} & \text { link data } \\ & \text { registers (LD) } \\ & \text { (* Note 2, 3) } \end{aligned}$ | 8,448 words |  |
|  | timer/counter set value area (SV) | 3,072 words |  |
|  | timer/counter elapsed value area (EV) | 3,072 words |  |
|  | index registers (I) | 14 words (IO to ID) (with bank switching, 224 words portions can be used) |  |
| Differential points (DF and DF) |  | unlimited number of points |  |
| Auxiliary timer |  | unlimited number of points, down type timer (0.01 to 327.67 s ) |  |
| Master control relay points (MCR) |  | 256 points (when using the 90 k step expansion memory, up to a total of 512 points can be used for the no. 1 and 2 programs) |  |
| Number of labels (JP and LOOP) |  | 256 points (when using the 90 k step expansion memory, up to a total of 512 points can be used for the no. 1 and 2 programs) |  |
| Number of step ladder (* Note 2) |  | 1,000 steps (can only be used for the no. 1 program) |  |
| Number of subroutine |  | 100 subroutines (can only be used for the no. 1 program) |  |
| Number of interrupt program |  | 25 program (can only be used for the no. 1 program) |  |
| Comment input function |  | available (either the IC memory card board or ROM operation board are required) |  |
| Sampling trace function |  | max. 1,000 samples (16 contacts and 3 words/sample) |  |
| Clock/calendar function |  | year, month, day, hour, minute, second and day of week |  |
| Link functions |  | PC link, computer link, data transfer, remote programming and MODEM capability |  |
| Self-diagnostic function |  | watching dog timer, memory malfunction detection, I/O malfunction detection, backup battery malfunction detection, program syntax check, etc. |  |
| Other functions |  | program edition during RUN, forced ON/OFF, interrupt input, test run and constant scan |  |
| $\begin{array}{\|l\|} \hline \text { Memory } \\ \text { backup } \\ \text { time } \\ \text { (lithium } \\ \text { battery } \\ \text { storage } \\ \text { time) } \\ \hline \end{array}$ | CPU only | min. 4,800 hours <br> (typical : approx. 29,000 hours) | min. 9,500 hours (typical : approx. 57,000 hours) |
|  | when used expansion memory | min. 4,300 hours (* Note 6) (typical : approx. 25,000 hours) | min. 7,600 hours (* Note 6) (typical : approx. 44,000 hours) |

$\sqrt{3}$ next page

- (*1): Can also be used as an internal relay.
- (*2): Hold or non-hold type can be set.
- (*3): Can also be used as a data register.
- (*4): In addition to the IC memory card, the IC memory card board (AFP6209A) is required.
- (*5): In addition to the ROM, the ROM operation board (AFP6208) is required.
- (*6): The value when the 90 k steps type expansion memory board (AFP6205) is used.


## A. 2 FP3 Performance Specifications

| Item |  | Descriptions |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Order number |  | AFP3210C-F | AFP3211C-F | AFP3220C-F |
| Program method |  | relay symbol |  |  |
| Control method |  | cyclic operation |  |  |
| Controllable I/O points | using one backplane | max. 512 points |  |  |
|  | using master and two expansion backplanes | max. 1,536 points |  |  |
|  | using remote I/O system | max. 2,048 points |  |  |
| Program memory | built-in memory | RAM |  |  |
|  | optional memory | EPROM/EEPROM |  |  |
| Program capacity <br> (* Note 1) |  | max. 9,727 steps |  | max. 15,871 steps |
| Number of instructions | basic | 83 types |  |  |
|  | high-level | 237 types | 241 types | 241 types |
| Operation speed (typical value) | basic instructions | from $0.5 \mu \mathrm{~s}$ per instruction |  |  |
|  | high-level instructions | varies from $10 \mu \mathrm{~s}$ to $100 \mu \mathrm{~s}$ |  |  |
| Relays | external input relays (X) | 2,048 points |  |  |
|  | external output relays (Y) <br> (* Note 2) | 2,048 points |  |  |
|  | internal relays (R) <br> (* Note 3) | 1,568 points |  |  |
|  | timer/counter <br> (C) <br> (* Note 3) | total 256 points <br> (The numbers of timer ( T ) and counter ( C ) can be changed.) down type ON-delay timer: 0.01 to $327.67 \mathrm{~s}, 0.1$ to 3276.7 s or 1 to 32767 s down type preset counter: 1 to 32,767 counts |  |  |
|  | link relays (L) (* Note 2, 3) | 1,024 points $\times 2$ roots (2 PC links) |  |  |

1 next page

| Item |  | Descriptions |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Order number |  | AFP3210C-F | AFP3211C-F | AFP3220C-F |
| Memory areas | data registers (DT) <br> (* Note 3) | 2,048 words |  |  |
|  | File registers (FL) <br> (* Note 1, 3) | 0 to 8,192 words |  | $8,192 \text { to } 22,525$ words |
|  | link data registers (LD) (* Note 3, 4) | 128 words $\times 2$ roots (2 PC links) |  |  |
|  | timer/counter set value area (SV) | 256 words |  |  |
|  | timer/counter elapsed value area (EV) | 256 words |  |  |
|  | index registers (IX, IY) | 2 words |  |  |
| Differential points (DF and DF/) |  | unlimited number of points |  |  |
| Auxiliary timer |  | unlimited number of points, down type timer (0.01 to 327.67 s ) |  |  |
| Master control relay points (MCR) |  | 64 points |  |  |
| Number of labels (JP and LOOP) |  | 256 labels |  |  |
| Number of step ladder (* Note 3) |  | 1,000 stages |  |  |
| Number of subroutine |  | 100 subroutines |  |  |
| Number of interrupt program |  | 25 programs |  |  |
| Comment input function (* Note 5) |  | not available | available | not available |
| Sampling trace function (* Note 6) |  | not available | available | available |
| Clock/calendar function |  | year, month, day, hour, minute, second and day of week |  |  |
| Link functions |  | PC link, computer link, data transfer, remote programming and MODEM capability |  |  |
| Self-diagnostic function |  | watching dog timer, memory malfunction detection, I/O malfunction detection, backup battery malfunction detection, program syntax check, etc. |  |  |
| Other functions |  | program edition during RUN (* Note 7), forced ON/OFF, interrupt input, test run, constant scan and machine language program option |  |  |
| Memory backup time (lithium battery storage time) |  | AFP3210C-F: min. 17,000 hours(typical value : approx. 34,000 hours)AFP3211C-F, AFP3220C-F :min. 10,000 hours <br> (typical value : approx. 22,000 <br> hours) |  |  |

next page

## A. 2 FP3 Performance Specifications

$\sqrt{3}$ Notes

- (*1): The capacity will differ depending on the system register settings.
- (*2): Can also be used as an internal relay.
- (*3): Hold or non-hold type can be set.
- (*4): Can also be used as a data register.
- (*5): Max. 2,730 points. Up to 12 characters per 1 comment.
- (*6): Can perform sampling up to a maximum of 1,000 samples ( 4,000 words) for data of 16 contacts and 3 words.
- (*7): During the ladder symbol input of NPST-GR, program edits during RUN cannot be performed.


## Appendix B

## Table of System Registers

B. 1 System Registers ..... B-3
B. 2 Content of System Register Settings ..... B - 6
B. 3 Table of System Registers (for FP3) ..... B - 10
B. 4 Table of System Registers (for FP10SH) ..... B - 16
B.4.1 Operation of DF Instruction Between MC and MCE Instructions ..... $B-22$

## B. 1 System Registers

System registers are used to set values (parameters) which determine operation ranges and functions used. Set values based on the use and specifications of your program. There is no need to set system registers for functions which will not be used.

## Types of system register

- Allocation of user memory (System registers 0 and 1)

These registers set the size of the program area and file register area, allowing the user memory area to be configured for the environment used. The size of the memory area will vary depending on the CPU type.

- Allocation of timers and counters (System register 5)

The number of timers and counters is set by specifying the starting counter number.

- Hold/non-hold type settings (System registers 6 to 18)

When these registers are set to "hold type", the values in the relays and data memory will be retained even if the system is switched to PROG. mode or the power is turned OFF. If set to "non-hold type", the values will be cleared to " 0 ".

- Operation mode settings for errors (System registers 4 and 20 to 28)

Set the operation mode effective when errors such as duplicated use of output and operation error occur.

- Timers settings (System registers 29 to 34)

Set time-out error detection time and the constant scan time.

- MEWNET-F (remote I/O) operation settings (System registers 35 and 36)

These registers are used to select whether or not to wait for a slave station connection when the remote I/O is started, and the remote I/O update timing.

- MEWNET-P/-W PC link settings (System registers 40 to 45, 46 and 50 to 55)
These settings are for using link relays and link registers for MEWNET-P/-W PC link communication.
Note that the initial setting is "no PC link communication".
- MEWNET-H PC link settings (System register 49)

Set the processing capacity per scan for the PC link communication of the MEWNET-H link system.

- Communication port settings (System registers 410 to 418)

Set these registers when the tool port or COM (RS232C) port is to be used for communication. The registers can only be set using NPST-GR.

Checking and changing system register settings
If you are going to use a value which is already set (the value which appears when read), there is no need to write it again.

## Using NPST-GR software

## Procedure:

1. Set the mode selector of the FP3/FP10SH CPU to PROG.
2. Select the "SYSTEM REGISTER" in "PLC CONFIGURATION" option from the NPST menu.
3. Select the function to be set in the the "SYSTEM REGISTER" in "PLC CONFIGURATION" screen. The value set in the selected system register will appear.
4. To change a set value, write the new value as indicated in the system register table.
5. After setting, press <F1> key and type <Y> key to save the revised settings to the FP3/FP10SH CPU.

Using FP programmer II Ver. 2
Procedure:

1. Set the mode selector of the FP3/FP10SH CPU to PROG.
2. Press the keys on the FP programmer II Ver.2, as shown below.

3. Specify the register number (e.g. No.26) for the parameter to be set and read the parameter. The value set in the selected register (e.g. No.26) will be displayed.

4. To change the set value, press the <CLR (clear)> key and write the new value as indicated in the system register table using decimal (K) or hexdecimal (H) constant.

Note
Be aware that the FP programmer II Ver. 2 cannot make settings at the FP10SH system register.

## Precautions for system register setting

Sytem register settings are effective from the time they are set.
However, modem connection settings become effective when the power is turned OFF and ON.
When the initialized operation is performed, all set system register values will be initialized.

## B. 2 Content of System Register Settings

## Allocation of user memory (system registers 0 and 1)

The configuration of user memory of FP3 CPU is as follows:

| Area for system registers |  |  |
| :---: | :---: | :---: |
| Area for sequence program |  |  |
| Area for machine language program | B (set using system register 1) | Users memory capacity |
| Area for file registers | $4 \mathrm{C}$ |  |

Be sure to set the $A$ and $B$ (system registers 0 and 1 ) as even numbers.
The area remaining in A after 512 words are subtracted is the sequence program area that can actually be used.
The file register area $C$ is the area that remains after $A$ and $B$ have been subtracted from the user memory capacity.

## Note

You cannot change the program capacity for FP10SH with the system register settings.

## FP3 (10 K)

Users memory capacity : 10 K words
Setting range of $\mathrm{A} \quad: 2 \mathrm{~K}$ to 10 K words (default value: 8 K )
Setting range of $\mathrm{B} \quad: 0$ to 8 K words (default value: 0 )
Allocate so that $A+B \leqq 10$.
Allocation example: The values of $C$ when $B=0$.

| A | Area for sequence program <br> $(\mathbf{1 0 2 4} \times \mathbf{A}-\mathbf{5 1 2})$ | Area for file registers (C) |
| :--- | :--- | :--- |
| $\mathbf{2}$ | 1,535 steps | 8,189 words |
| $\mathbf{4}$ | 3,583 steps | 6,141 words |
| $\mathbf{6}$ | 5,631 steps | 4,093 words |
| $\mathbf{8}$ | 7,679 steps | 2,045 words |
| $\mathbf{1 0}$ | 9,727 steps | 0 words |

## Setting example for each area

- When not using the machine language program area

Refer to the tables on the previous page.

- When using the machine language program area

| B | Area for machine language <br> program |
| :--- | :--- |
| $\mathbf{2}$ | 2,048 words |
| $\mathbf{4}$ | 4,096 words |
| $\mathbf{6}$ | 6,144 words |
| $\mathbf{8}$ | 7,679 words |
| $\mathbf{1 0}$ | 10,240 words |
| $\mathbf{1 2}$ | 12,288 words |


| B | Area for machine language <br> program |
| :--- | :--- |
| $\mathbf{1 4}$ | 14,336 words |
| 16 | 16,384 words |
| 18 | 18,432 words |
| 20 | 20,480 words |
| 22 | 22,528 words |

For example, for the FP3 (16K steps type), when the area for the sequence program $(A)$ is set to 10 K words, the area for the machine language program (B) can be set up to 6K words.
In this situation, the file register can be used up to 8,189 words.

## Setting the number of timers and counters (system register 5)

Timers and counters share the same area. If the method of dividing the area is changed, the number of timers and counters will also change.

| Type | Total point <br> numbers | Default value of <br> system register 5 | Timer | Counter |
| :--- | :--- | :--- | :--- | :--- |
| FP3 | 256 points | 200 | 200 points <br> (No. 0 to 199) | 56 points <br> (No. 200 to 255) |
| FP10SH | 3,072 points | 3000 | 3000 points <br> (No. 0 to 2999) | 72 points <br> (No. 3000 to 3071) |



For normal situations, set the system registers 5 and 6 to the same value. This sets the timer to a non-hold type and counter to a hold type.
By setting system register 5 to " 0 ," the whole area becomes the counter. Also, by setting it to the value 1 higher than the last number (i.e. 256 for the FP3), the whole area becomes the timer.

Hold type area starting address (system registers 6 to 13)
Set each relay and register to a hold type or non-hold type.


For normal situations, set the system registers 5 and 6 to the same value. This sets the timer to a non-hold type and counter to a hold type.
By setting this value to the first number, the whole area becomes hold type. Also, by setting it to the value 1 higher than the last number (i.e. 2048 for the FP3 data register), the whole area becomes non-hold type.
The relays and registers for links not specified in the send area of system registers 40 to 55 are non-hold type regardless of what is set here.

For the FP10SH, the index registers can be set to hold type or non-hold type. The register numbers and settings are related as shown below.

| Bank number | Setting for IO to ID | Bank number | Setting for IO to ID |
| :--- | :--- | :--- | :--- |
| Bank 0 | 0 to 13 | Bank 8 | 112 to 125 |
| Bank 1 | 14 to 27 | Bank 9 | 126 to 139 |
| Bank 2 | 28 to 41 | Bank A | 140 to 153 |
| Bank 3 | 42 to 45 | Bank B | 154 to 167 |
| Bank 4 | 56 to 69 | Bank C | 168 to 181 |
| Bank 5 | 70 to 83 | Bank D | 182 to 195 |
| Bank 6 | 84 to 97 | Bank E | 196 to 209 |
| Bank 7 | 98 to 111 | Bank F | 210 to 223 |

## Default value of hold type area setting

| Type | FP3 | FP10SH |
| :--- | :--- | :--- |
| Timer | All non-hold type |  |
| Counter | All hold type |  |
| Internal relay | Non-hold type: 60 words <br> (WRO to WR59) | Non-hold type: 500 words <br> (WR0 to WR499) |
|  | Hold type: 38 words <br> (WR60 to WR97) | Hold type: 387 words <br> (WR500 to WR886) |
| Data register | All hold type |  |
| File register | All hold type |  |
| Link relay for MEWNET-W/P | All hold type |  |
| Link register for MEWNET-W/P | All hold type |  |
| Link relay for MEWNET-H | All hold type |  |
| Link register for MEWNET-H | All hold type |  |
| Index register for FP10SH | All hold type |  |

## MEWNET-W/-P PC link setting

For PC link (W/P) 0: System register 40 to 45
For PC link (W/P) 1: System register 50 to 55
Regarding the link relays and link data registers, specify the range for communication and divide it up for sending and receiving.


The default settings have the range for communication (system register 40, 41, 50, and 51) set to 0 so that PC link communication is not possible.

If the range for sending (system register $43,45,53$, and 55 ) is set to 0 , the range for communication will all be for receiving.
The link relay and link data register ranges not used for communication, can each be used as internal relays and data registers.

## B. 3 Table of System Registers (for FP3)

| Item | Address | Name of system register | Default value | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Allocation of user memory | 0 | Sequence program area capacity setting | 8 K words (K8) | FP3 $(10 \mathrm{~K}):$2 to 10 K words <br> (K2 to K10)FP3 $(16 \mathrm{~K}):$2 to 16 K words <br> $(\mathrm{K} 2$ to K16) | $\begin{aligned} & * \text { See } \\ & \text { page } \\ & \mathrm{B}-6 \end{aligned}$ |
|  | 1 | Machine language program area capacity setting | 0 word (K0) | FP3 $(10 \mathrm{~K}):$0 to 8 K words <br> (K0 to K8)FP3 $(16 \mathrm{~K}):$0 to 14 K words <br> (K0 to K14) |  |
|  | 2 | Comment capacity setting | 3 (K3) | Use default value 3 (K3) |  |
| Action on error | 4 | Battery error alarm (* Note) | Enabled (KO) | Enabled: When a battery problem (KO) occurs, a self-diagnostic error is issued and the ERROR LED lights. (BATT. LED lights.) <br> Disabled: When a battery problem <br> (K1) occurs, a self-diagnostic error is not issued and the ERROR LED does not light. (BATT. LED lights.) |  |
| Hold/ Non-hold | 5 | Counter starting address (setting the number of timers and counters) | $\begin{aligned} & \hline 200 \\ & \text { (K200) } \end{aligned}$ | Set the system registers 5 and 6 to the same value. | * See page B-7 and B - 8 |
|  | 6 | Hold area starting address setting for timer/counter | $\begin{aligned} & 200 \\ & (K 200) \end{aligned}$ |  |  |
|  | 7 | Hold area starting address setting for internal relays (in word units) | 60 (K60) | 0 to 98 (K0 to K98) |  |
|  | 8 | Hold area starting address setting for data registers | 0 (K0) | 0 to 2048 (K0 to K2048) |  |
|  | 9 | Hold area starting address setting for file registers | 0 (K0) | $\begin{aligned} & \hline \text { FP3 }(10 \mathrm{~K}): \begin{array}{l} 0 \text { to } 8189 \\ \text { (K0 to K8189) } \end{array} \\ & \text { FP3 }(16 \mathrm{~K}): \begin{array}{l} 0 \text { to } 22525 \\ (K 0 \text { to K22525) } \end{array} \end{aligned}$ |  |
|  | 10 | Hold area starting address setting for MEWNET-W/-P link relays (for PC link 0) | 0 (K0) | 0 to 64 (K0 to K64) |  |

## Notes

- The number in the parentheses of default value and description columns shows the setting value when the FP programmer II Ver. 2 is operated.
- The system register 4 is available for FP3 with CPU version 4.4 or later.

| Item | Address | Name of system register | Default <br> value | Description |
| :--- | :---: | :--- | :--- | :--- | :--- |
| Hold/ <br> Non-hold | 11 | Hold area starting address <br> setting for MEWNET-W/-P <br> link relays (for PC link 1) | 64 (K64) | 64 to 128 (K64 to K128) |
| page |  |  |  |  |
| B - |  |  |  |  |

## Note

The number in the parentheses of default value and description columns shows the setting value when the FP programmer II Ver. 2 is operated.
B. 3 Table of System Registers (for FP3)
$\left.\left.\begin{array}{|l|c|l|l|l|}\hline \text { Item } & \text { Address } & \text { Name of system register } & \begin{array}{l}\text { Default } \\ \text { value }\end{array} & \begin{array}{l}\text { Description }\end{array} \\ \hline \begin{array}{l}\text { Time set- } \\ \text { ting }\end{array} & 31 & \begin{array}{l}\text { Multi-frame } \\ \text { communication time } \\ \text { settings in the computer } \\ \text { link function }\end{array} & \begin{array}{l}6500 \mathrm{~ms} \\ \text { (K2600) }\end{array} & \begin{array}{l}10.0 \mathrm{~ms} \text { to 81900.0 ms } \\ \text { (K4 to K32760) } \\ \text { Use of default setting (6500 ms) is }\end{array} \\ \text { recommended. }\end{array}\right] \begin{array}{l}\text { In the FP programmer II Ver.2, } \\ \text { setting time can be obtained using } \\ \text { the formula "Set time" = "Set value" } \\ \text { (K4 to K32760) } \times 2.5 \text { (ms) }\end{array}\right]$

## Note

The number in the parentheses of default value and description columns shows the setting value when the FP programmer II Ver. 2 is operated.

| Item | Address | Name of system register |  | Default value | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Remote I/O control | 35 | Operation mode setting when the MEWNET-F system is used |  | Enabled (wait for connection) (K1) | Enabled: CPU starts operation <br> (K1) after all the slave stations are recognized. <br> Disabled: CPU starts operation <br> (KO) without waiting for slave station connections <br> Only effective when registering remote I/O allocation. |  |
|  | 36 | Data updating mode settings for MEWNET-F system |  | Scan synchronous (KO) | Scan asynchronous mode (K1)/ Scan synchronous mode (K0) |  |
| PC link 0 setting | 40 | PC link 0 settings for MEWNET-W/ MEWNET-P link system | Size of link relays used for PC link | 0 (K0) | 0 to 64 words (K0 to K64) | * See page B - 9 |
|  | 41 |  | Size of link data registers used for PC link | 0 (K0) | 0 to 128 words (K0 to K128) |  |
|  | 42 |  | Send area starting address of link relay | 0 (K0) | 0 to 63 (K0 to K63) |  |
|  | 43 |  | Size of link relays used for send area | 0 (K0) | 0 to 64 words (K0 to K64) |  |
|  | 44 |  | Send area starting address of link data register | 0 (K0) | 0 to 127 (K0 to K127) |  |
|  | 45 |  | Size of link data registers used for send area | 0 (K0) | 0 to 127 words (K0 to K127) |  |

## Note

The number in the parentheses of default value and description columns shows the setting value when the FP programmer II Ver. 2 is operated.
B. 3 Table of System Registers (for FP3)

| Item | Address | Name of system register |  | Default value | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { PC link } 0 \\ & \text { setting } \end{aligned}$ | 46 | PC link 0 and 1 allocation setting for MEWNET-W/ MEWNET-P link system (FP3 CPU Ver.4.4 or later) |  | Normal allocation (K0) | Normal allocation (K0): ( PC link 0 for the link unit with a smaller slot number and PC link 1 for one with a larger slot number) Reverse allocation (K1): (PC link 1 for the link unit with a smaller slot number and PC link 0 for one with a larger slot number) |  |
| MEW-NET-H setting | 49 | Processing capacity setting for PC link of MEWNET-H link system |  | 0 (K0) | 0 (K0): All data in a scan 1 to 65535 (K1 to K65535): Setting processing capacity per scan can be obtained using the formula "Capacity" = "Set value" $\times$ 256 bytes |  |
| PC link 1 setting | 50 | PC link 1 settings for MEWNET-W/ MEWNET-P link system | Size of link relays used for PC link | 0 (KO) | 0 to 64 words (K0 to K64) | * See page B-9 |
|  | 51 |  | Size of link data registers used for PC link | 0 (KO) | 0 to 128 words (K0 to K128) |  |
|  | 52 |  | Send area starting address of link relay | 64 (K64) | 64 to 127 (K64 to K127) |  |
|  | 53 |  | Size of link relays used for send area | 0 (K0) | 0 to 64 words (K0 to K64) |  |
|  | 54 |  | Send area starting address of link data register | $\begin{array}{\|l\|} \hline 128 \\ \text { (K128) } \end{array}$ | 128 to 255 (K128 to K255) |  |
|  | 55 |  | Size of link data registers used for send area | 0 (KO) | 0 to 127 words (K0 to K127) |  |

## Note

The number in the parentheses of default value and description columns shows the setting value when the FP programmer II Ver. 2 is operated.

| Item | Address | Name of system register | Default <br> value | Description |
| :--- | :---: | :--- | :--- | :--- |
| Tool port <br> setting | 410 | Unit number setting for <br> tool port (when <br> connecting C-NET) <br> (FP3 CPU Ver.4.4 or later) | 1 (K1) | 1 to 32 (unit no. 1 to 32) |
|  | 411 | Communication format <br> setting for tool port <br> (FP3 CPU Ver.4.4 or later) | Commu- <br> nication <br> format <br> (charac- <br> ter bit): 8 <br> bits <br> MODEM <br> commu- <br> nication: <br> Disabled | Character bits: 7 bits/8 bits <br> MODEM communication: Enabled/ <br> Dhen connecting a MODEM, sed <br> the unit number to 1 with system <br> register 410. |

## Notes

- The number in the parentheses of default value and description columns shows the setting value when the FP programmer II Ver. 2 is operated.
- System registers 410 and 411 should be set using NPST-GR Ver. 3 or later. They cannnot be changed using FP programmer II Ver.2.
B. 4 Table of System Registers (for FP10SH)


## B. 4 Table of System Registers (for FP10SH)

| Item | Address | Name of system register |  | Default value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Action on error | 4 | Battery error alarm |  | Enabled | Enabled: When a battery problem occurs, a self-diagnostic error is issued and the ERROR LED lights. <br> Disabled: When a battery problem occurs, a self-diagnostic error is not issued and the ERROR LED does not light. (BATT. LED lights.) |
|  |  | Memory area contents setting at INITIALIZE position | Internal relay (R) | Cleared | When the initialize/ test switch is set to INITIALIZE position while in the PROG. mode, you can specify the type of memory to be cleared. <br> When the initialize/ test switch is set to INITIALIZE position while in the PROG. mode, you can specify the type of memory to be not cleared. |
|  |  |  | Link relay (L) | Cleared |  |
|  |  |  | Timers/ Counters (T, C, SV, EV) | Cleared |  |
|  |  |  | Data register (DT) | Cleared |  |
|  |  |  | Link data register (LD) | Cleared |  |
|  |  |  | File register (FL) | Cleared |  |
|  |  |  | Index register (I) | Cleared |  |
|  |  |  | Error alarm relay (E) | Cleared |  |
|  |  | Differential type instructions setting between MC and MCE instructions |  | 0 (conventional) | 0 (conventional): Holds preceded result in the MC and MCE instruction set <br> 1 (new): Disregards preceded result in the MC and MCE instruction set (See section B.4.1) |
|  |  | TM instruction operation setting |  | 0 (conventional) | 0 (conventional): Scan synchronous <br> 1 (new): Scan asynchronous |
|  |  | Index modifier check setting |  | Enabled | Enabled: Checks for overflow of the index modifier area, and performs normal processing. <br> Disabled: Performs processing without checking for overflow of the index modifier area. |


| Item | Address | Name of system register | Default value | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hold/ Non-hold | 5 | Counter starting address (setting the number of timers and counters) | 3000 | 0 to 3072 | Set the system registers 5 and 6 to the same value. | $\begin{aligned} & * \text { See } \\ & \text { page } \\ & \text { B }-7 \\ & \text { to } \\ & \text { B }-9 \end{aligned}$ |
|  | 6 | Hold area starting address setting for timer/counter | 3000 | 0 to 3072 |  |  |
|  | 7 | Hold area starting address setting for internal relays (in word units) | 500 | 0 to 876 |  |  |
|  | 8 | Hold area starting address setting for data registers | 0 | 0 to 10240 |  |  |
|  | 9 | Hold area starting address setting for file registers | 0 | 0 to 32765 |  |  |
|  | 10 | Hold area starting address setting for MEWNET-W/-P link relays (for PC link 0) | 0 | 0 to 64 |  |  |
|  | 11 | Hold area starting address setting for MEWNET-W/-P link relays (for PC link 1) | 64 | 64 to 128 |  |  |
|  | 12 | Hold area starting address setting for MEWNET-W/-P link data registers (for PC link 0) | 0 | 0 to 128 |  |  |
|  | 13 | Hold area starting address setting for MEWNET-W/-P link data registers (for PC link 1) | 128 | 128 to 256 |  |  |
|  | 14 | Hold or non-hold setting for step ladder process | Non-hold | Hold/non-hold |  |  |
|  | 16 | Hold area starting address setting for MEWNET-H link relays | 128 | 128 to 640 |  |  |
|  | 17 | Hold area starting address setting for MEWNET-H link data registers | 256 | 256 to 8448 |  |  |
|  | 18 | Hold area starting address setting for index register | 0 | 0 to 224 |  |  |
| Action on error | 20 | Disable or enable setting for duplicated output | Disable | Disable/enable |  |  |
|  | 21 | Operation settings when MEWNET-TR master unit error occurs | Stop | Stop/continuation |  |  |
|  | 22 | Operation settings when an intelligent unit error occurs | Stop | Stop/continuation |  |  |
|  | 23 | Operation settings when an I/O verification error occurs | Stop | Stop/continuation |  |  |
|  | 24 | Operation settings when a system watching dog timer error occurs | Stop | Stop/continuation <br> Set the time-out time for watching dog timer with system register 30. |  |  |

B. 4 Table of System Registers (for FP10SH)

| Item | Address | Name of system register | Default value | Description |
| :---: | :---: | :---: | :---: | :---: |
| Action on error | 26 | Operation settings when an operation error occurs | Stop | Stop/continuation |
|  | 27 | Operation settings when communication error occurs in the MEWNET-F (remote I/O) system | Stop | Stop/continuation |
|  | 28 | Operation settings when error occurs in the slave station of the MEWNET-F system | Stop | Stop/continuation |
| Time setting | 29 | Operation time setting for peripheral tasks | $\begin{aligned} & 300 \\ & (240 \mu \mathrm{~s}) \end{aligned}$ | 0 to 65535 ( 0 to $52428 \mu \mathrm{~s}$ ) The setting for this system register is effective in the RUN mode only. In the PROG. mode and " 0 " setting, the allowable duration of time used for peripheral tasks is set at $52428 \mu \mathrm{~s}$. <br> Setting time can be obtained using the formula <br> "Set time" = "Set value" $\times 0.8(\mu \mathrm{~s})$ |
|  | 30 | Time-out time setting of system watching dog timer | $\begin{array}{\|l} \hline 1000 \\ (100 \mathrm{~ms}) \end{array}$ | 4 to 6400 ( 0.4 to 640 ms ) <br> Setting time can be obtained using the formula <br> "Set time" ="Set value" $\times 0.1$ (ms) |
|  | 31 | Multi-frame communication time settings in the computer link function and communication time setting for data sending buffer | $\begin{aligned} & \hline 2600 \\ & (6.5 \mathrm{~s}) \end{aligned}$ | 4 to 32767 ( 0.01 to 81.9175 s) Use of default setting ( 6.5 s ) is recommended. <br> Setting time can be obtained using the formula <br> "Set time" ="Set value" $\times 2.5(\mathrm{~ms})$ |
|  | 32 | Communication time setting for the F145 (SEND)/P145 (PSEND), F146 (RECV)/P146 (PRECV), F152 (RMRD)/P152 (PRMRD) and F153 (RMWT)/ P153 (PRMWT) instructions | $\begin{aligned} & 4000 \\ & (10 \mathrm{~s}) \end{aligned}$ | 4 to 32767 ( 0.01 to 81.9175 s) Use of default setting ( 10 s ) is recommended. <br> Setting time can be obtained using the formula "Set time" ="Set value" $\times 2.5(\mathrm{~ms})$ |
|  | 33 | Effective time setting for monitoring | $\begin{array}{\|l\|} \hline 65535 \\ (163.8375 \mathrm{~s}) \end{array}$ | 1000 to 65535 ( 2.5 to 163.8375 s) Use of default setting (163.8375 s) is recommended. <br> Setting time can be obtained using the formula <br> "Set time" ="Set value" $\times 2.5$ (ms) |
|  | 34 | Constant scan time setting | $\begin{array}{\|l\|} \hline 0: \begin{array}{l} \text { Normal } \\ \text { scan } \end{array} \end{array}$ | 1 to 64000 ( 0.1 to 6400 ms ): <br> Scans once each specified time interval. <br> 0 : Normal scan Setting time can be obtained using the formula "Set time" ="Set value" $\times 0.1$ (ms) |


| Item | Address | Name of system register |  | Default value | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Remote I/O control | 35 | Operation mode setting when the MEWNET-F system is used |  | Enabled (wait for connection) | Enabled: CPU starts operation after all the slave stations are recognized. <br> Disabled: CPU starts operation without waiting for slave station connections Only effective when registering remote I/O allocation. |  |
|  | 36 | Data updating mode settings for MEWNET-F system |  | Scan synchronous | Scan synchronous mode/ Scan asynchronous mode |  |
| PC link 0 setting | 40 | PC link 0 settings for MEWNET-W/ -P link system | Size of link relays used for PC link | 0 | 0 to 64 words |  |
|  | 41 |  | Size of link data registers used for PC link | 0 | 0 to 128 words |  |
|  | 42 |  | Send area starting address of link relay | 0 | 0 to 63 |  |
|  | 43 |  | Size of link relays used for send area | 0 | 0 to 64 words |  |
|  | 44 |  | Send area starting address of link data register | 0 | 0 to 127 |  |
|  | 45 |  | Size of link data registers used for send area | 0 | 0 to 127 words |  |
|  | 46 | PC link 0 and 1 allocation setting for MEWNET-W/-P link system |  | Normal allocation | Normal allocation: <br> (PC link 0 for the link unit with a smaller slot number and PC link 1 for one with a larger slot number) Reverse allocation: (PC link 1 for the link unit with a smaller slot number and PC link 0 for one with a larger slot number) |  |

System register 46 should be set using NPST-GR Ver. 4 or later.
B. 4 Table of System Registers (for FP10SH)

| Item | Address | Name of system register |  | Default value | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \text { MEWNET } \\ -\mathrm{H} \\ \text { setting } \end{array}$ | 49 | Processing capacity setting for PC link of MEWNET-H link system |  | 4 (1024 bytes per scan) | 0: All data in a scan 1 to 65535: Setting processing capacity per scan can be obtained using the formula "Capacity" = "Set value" $\times 256$ bytes |  |
| PC link 1 setting | 50 | PC link 1 settings for MEWNET-W/ -P link system | Size of link relays used for PC link | 0 | 0 to 64 words | $\begin{aligned} & \text { * See } \\ & \text { page } \\ & \text { B }-9 \end{aligned}$ |
|  | 51 |  | Size of link data registers used for PC link | 0 | 0 to 128 words |  |
|  | 52 |  | Send area starting address of link relay | 64 | 64 to 127 |  |
|  | 53 |  | Size of link relays used for send area | 0 | 0 to 64 words |  |
|  | 54 |  | Send area starting address of link data register | 128 | 128 to 255 |  |
|  | 55 |  | Size of link data registers used for send area | 0 | 0 to 127 words |  |
| General (COM) port setting | 412 | Communicati setting for COM port | on method M (RS232C) | Computer link | COMPUTER LN <br> GENERAL: seria com (gen | link en g <br> mode |

## Note

System register 412 should be set using NPST-GR Ver. 4.0 or later.

| Item | Address | Name of system register | Default value | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| General (COM) port setting | 414 | Baud rate setting for the tool port | $\begin{aligned} & \hline 0(19200 \\ & \text { bps }) \end{aligned}$ | When the operation condition switches (DIP switch) SW1 on the rear of the CPU is OFF, the baud rate setting is effective. |  |
| General communication setting | 417 | Starting address setting for data received of serial data communication mode | 0 | 0 to 10240 | For details about its usage, refer to the F144 (TRNS)/P144 (PTRNS) instructions on programming manual. |
|  | 418 | Buffer capacity setting for data received of serial data communication mode | 1024 | 0 to 1024 words |  |

## Note

System registers 414, 417 and 418 should be set using NPST-GR Ver.4.0 or later.

## B.4.1 Operation of DF Instruction Between MC and MCE Instructions

When a leading edge detection instruction (DF instruction) is used with the MC and MCE instructions, the derivative output may change as follows depending on the trigger of MC instruction and input timing of DF instruction. Take care regarding this point.


## Example 1

When system register 4 sets 0 (conventional)
Time chart 1


Time chart 2


## Example 2

When system register 4 sets 1 (new)
Time chart 1


Time chart 2


## B. 4 Table of System Registers (for FP10SH)

## Appendix C

# Table of Relays, Memory Areas and Constants 

C. 1 Relays, Memory Areas and Constantsfor FP3$$
C-3
$$

C. 2 Relays, Memory Areas and Constants for FP10SH ..... C-6
C. 3 Relay Numbers ..... C-9

## C. 1 Relays, Memory Areas and Constants for FP3

| Item |  | Numbering | Function |
| :---: | :---: | :---: | :---: |
| Relays | External input $\quad \mathrm{X}$ relay | $\begin{aligned} & \text { 2,048 points } \\ & \text { (X0 to X127F) } \end{aligned}$ | Turn ON/OFF based on external input. |
|  | External output relay $\quad \mathbf{Y}$ | $\begin{aligned} & \text { 2,048 points } \\ & \text { (Y0 to Y127F) } \end{aligned}$ | Externally outputs ON/OFF state. |
|  | Internal relay (* Note 1) | 1,568 points (R0 to R97F) | Relay which turns ON/OFF only within program. |
|  | Link relay (* Note 1) | $\begin{aligned} & \text { 2,048 points } \\ & \text { (LO to L127F) } \end{aligned}$ | This relay is a shared relay used for MEWNET link system. |
|  | Timer <br> (* Notes 1 and 2) | 256 points (T0 to T199/ C200 to C255) | If a TM instruction has timed out, the contact with the same number turns ON . |
|  | Counter C (* Notes 1 and 2) |  | If a CT instruction has counted up, the contact with the same number turns ON. |
|  | Special internal relay | 176 points (R9000 to R910F) | Relay which turns ON/OFF based on specific conditions and is used as a flag (* Appendix D). |
| Memory areas | External input WX relay | 128 words (WX0 to WX127) | Code for specifying 16 external input points as one word (16 bits) of data. |
|  | External WY output relay | 128 words (WYO to WY127) | Code for specifying 16 external output points as one word (16 bits) of data. |
|  | Internal relay WR | 98 words (WR0 to WR97) | Code for specifying 16 internal relay points as one word (16 bits) of data. |
|  | Link relay WL | 128 words (WLO to WL127) | Code for specifying 16 link relay points as one word (16 bits) of data. |
|  | Data register $\quad$ DT (* Note 1) | $\begin{array}{\|l} \hline \text { 2,048 words } \\ \text { (DT0 to DT2047) } \end{array}$ | Data memory used in program. Data is handled in 16-bit units (one word). |
|  | Link data register (* Note 1) | 256 words (LD0 to LD255) | This is a shared data memory which is used within the MEWNET link system. Data is handled in 16-bit units (one word). |
|  | Timer/Counter SV <br> set value area  <br> (* Note 1)  | $\begin{array}{\|l} 256 \text { words } \\ \text { (SV0 to SV255) } \end{array}$ | Data memory for storing a target value of a timer and an initial value of a counter. Stores by timer/counter number. |

1 n next page

| Item |  | Numbering | Function |
| :---: | :---: | :---: | :---: |
| Control instructi on point | Master control relay points (MCR) | 64 points |  |
|  | Number of labels (JP and LOOP) | 256 points |  |
|  | Number of step ladder <br> (* Note 4) | 1,000 stages |  |
|  | Number of subroutine | 100 subroutines |  |
|  | Number of interrupt program | 25 programs |  |
| Memory areas | Timer/Counter EV elapsed value area (* Note 1) | 256 words <br> (EV0 to EV255) | Data memory for storing the elapsed value during operation of a timer/counter. Stores by timer/ counter number. |
|  | File register FL (* Notes 1 and 3) | $\begin{array}{\|l} \hline \text { FP3 }(16 \mathrm{~K}): \\ 8,189 \text { to 2,2525 } \\ \text { words (FL0 to } \\ \text { FL22524) } \\ \text { FP3 (10 K): } \\ 0 \text { to 8,189 words } \\ \text { (FL0 to FL8188) } \end{array}$ | Data memory used in program. Data is handled in 16-bit units (one word). |
|  | Special data <br> register DT | 256 words (DT9000 to DT9255) | Data memory for storing specific data. Various settings and error codes are stored (* Appendix E). |
|  | Index register IX <br>  IY | 2 words (IX, IY) | Register can be used as an address of memory area and constants modifier. |
| Constant | Decimal Kconstants | K-32768 to K32767 (for 16-bit operation) |  |
|  |  | K-2147483648 to K2147483647 (for 32-bit operation) |  |
|  | Hexadecimalconstants $\quad$ H | H0 to HFFFF (for 16-bit operation) |  |
|  |  | H0 to HFFFFFFFF (for 32-bit operation) |  |

## Notes

- (*1): There are two unit types, the hold type that saves the conditions that exist just before turning the power OFF or changing form the RUN mode to PROG. mode, and the non-hold type that resets them. The selection of hold type and non-hold type can be change by the setting of system register (* section B.1).
- (*2): The points for the timer and counter can be changed by the setting of system register 5 . The numbers given in the table are numbers when system register 5 is at its default setting. For more details, refer to page B-7.
- (*3): The size of the file register varies depending on the settings of system registers 0 and 1. For details, refer to page B-6.
- (*4): Hold or non-hold type can be set.


## C. 2 Relays, Memory Areas and Constants for FP10SH

| Item |  | Numbering | Function |
| :---: | :---: | :---: | :---: |
| Relays | External input relay | $\begin{aligned} & \hline 8,192 \text { points } \\ & \text { (X0 to X511F) } \end{aligned}$ | Turn ON/OFF based on external input. |
|  | External <br> output relay | $\begin{aligned} & \text { 8,192 points } \\ & \text { (Y0 to Y511F) } \end{aligned}$ | Externally outputs ON/OFF state. |
|  | Internal relay <br> (* Note 1) | 14,192 points (R0 to R886F) | Relay which turns ON/OFF only within program. |
|  | Link relay <br> (* Note 1) | 10,240 points (L0 to L639F) | This relay is a shared relay used for MEWNET link system. |
|  | Timer (* Notes 1 and 2) | 3,072 points (T0 to T2999/ C3000 to C3071) | If a TM instruction has timed out, the contact with the same number turns ON. |
|  | Counter C <br> (* Notes 1 and 2) |  | If a CT instruction has counted up, the contact with the same number turns ON. |
|  | Pulse relay P | $\begin{array}{\|l\|} \hline \text { 2,048 points } \\ \text { (P0 to P127F) } \end{array}$ | This relay is used to turn ON only for one scan duration programmed with the OT" and OT\#instructions. |
|  | Error alarm relay | $\begin{aligned} & \text { 2,048 points } \\ & \text { (EO to E2047) } \end{aligned}$ | This relay is used to store occurrence of abnormalities. Its history is recorded in exclusive buffer (special data registers starting from DT90400). <br> Program this relay so that it is turned ON at the time of abnormality. |
|  | Special <br> internal relay | 176 points (R9000 to R910F) | Relay which turns ON/OFF based on specific conditions and is used as a flag (* Appendix D). |
| Memory areas | External input WX relay | 512 words (WX0 to WX511) | Code for specifying 16 external input points as one word (16 bits) of data. |
|  | External <br> output relay | 512 words (WY0 to WY511) | Code for specifying 16 external output points as one word (16 bits) of data. |
|  | Internal relay WR | 887 words (WRO to WR886) | Code for specifying 16 internal relay points as one word (16 bits) of data. |
|  | Link relay WL | 640 words (WL0 to WL639) | Code for specifying 16 link relay points as one word (16 bits) of data. |
|  | Data register DT <br> (* Note 1)  | $\begin{aligned} & \text { 10,240 words } \\ & \text { (DT0 to DT10239) } \end{aligned}$ | Data memory used in program. Data is handled in 16-bit units (one word). |


| Item |  | Numbering | Function |
| :---: | :---: | :---: | :---: |
| Memory areas | Link data <br> register <br> (* Note 1) | 8,448 words (LD0 to LD8447) | This is a shared data memory which is used within the MEWNET link system. Data is handled in 16-bit units (one word). |
|  | Timer/Counter SV set value area <br> (* Note 1) | 3,072 words (SVO to SV3071) | Data memory for storing a target value of a timer and an initial value of a counter. Stores by timer/counter number. |
|  | $\begin{aligned} & \text { Timer/Counter EV } \\ & \text { elapsed value } \\ & \text { area (* Note 1) } \end{aligned}$ | 3,072 words (EV0 to EV3071) | Data memory for storing the elapsed value during operation of a timer/counter. Stores by timer/ counter number. |
|  | File register FL (* Note 1) | $\begin{array}{\|l\|} \hline 32,765 \text { words } \\ \text { (FL0 to FL32764) } \end{array}$ | Data memory used in program. Data is handled in 16-bit units (one word). |
|  | Special data DT <br> register | 512 words (DT90000 to DT90511) | Data memory for storing specific data. Various settings and error codes are stored (* Appendix E). |
|  | Index register I | $\begin{aligned} & 14 \text { words } \times 16 \\ & \text { banks (IO to ID) } \end{aligned}$ | Register can be used as an address of memory area and constants modifier. |
| Control instruction point | Master control relay points (MCR) | 256 points (when using the 90k step expansion memory, up to a total of 512 points can be used for the 1st and 2nd programs) |  |
|  | Number of labels (JP and LOOP) | 256 points (when using the 90k step expansion memory, up to a total of 512 points can be used for the 1st and 2nd programs) |  |
|  | Number of step ladder (* Note 3) | 1,000 steps (can only be used for the 1st program) |  |
|  | Number of subroutine | 100 subroutines (can only be used for the 1st program) |  |
|  | Number of interrupt program | 25 program (can only be used for the 1st program) |  |
| Constant | Decimal <br> constants <br> (integer type) <br> H | K-32768 to K32767 (for 16-bit operation) |  |
|  |  | K-2147483648 to K2147483647 (for 32-bit operation) |  |
|  | Hexadecimal constants | H0 to HFFFF (for 16-bit operation) |  |
|  |  | H0 to HFFFFFFFF (for 32-bit operation) |  |
|  | Decimal <br> constants <br> (monorefined <br> real number) | $\mathrm{f} 1.175494 \times 10^{-38}$ to f3.402823 $\times 10^{38}$ |  |

## Notes

- (*1): There are two unit types, the hold type that saves the conditions that exist just before turning the power OFF or changing form the RUN mode to PROG. mode, and the non-hold type that resets
them. The selection of hold type and non-hold type can be change by the setting of system register (* section B.1).
- (*2): The points for the timer and counter can be changed by the setting of system register 5 . The numbers given in the table are numbers when system register 5 is at its default setting. For more details, refer to page B-7.
- (*3): Hold or non-hold type can be set.


## C. 3 Relay Numbers

## External input relays (X), External output relays (Y), Internal relays (R), Link relays

 (L) and Pulse relays (P)Since these relays are handled in units of 16 points, they are expressed as a combination of decimal and hexadecimal numbers as shown below.


Decimal number


Hexadecimal number $0,1,2 \cdots 9, A, B \cdots F$
The maximum value that can be selected varies with each relay.

## <Example> External input relay (X)

| X0, X1 | XF |
| :---: | :---: |
| X10, X11 | X1F |
| X20, X21 | X2F |
| l ? | ? |
| X1270, X1271 | X127F |

Timers (T) and Counters (C)
The addresses for timer contacts (T) and counter contacts (C) are correspond to the TM (timer) and CT (counter) instruction numbers and expressed in decimals as shown below.

T0, T1
T199
C200, C201 C255

Counters and timers share the same area. The division of the area can be changed with system register 5. (The table and example are when settings are the default values.)

## Error alarm relays (E)

The addresses for error alarm relays (E) are represented in only decimals.
E0, E1
E2047

## External input relay (X) and External output relay (Y)

Only relays with numbers actually allocated to input contacts can be used as external input relay (X).
Only relays with numbers actually allocated to output contacts can output as external output relay $(\mathrm{Y})$. The external output relays $(\mathrm{Y})$ which are not allocated can be used as internal relays.
Allocation of numbers is determined by the combination of input and output units used as shown in the example below.

## <Example>



The 16 points external input relays $X 0$ through $X F$ are allotted for the 16-point type input unit for slot 0 , and the 16 points external output relays Y10 through Y1F are allotted for the 16-point type output unit for slot 1.
The 16 points X 10 through X1F cannot be used in this such combination.
Combining input and output, 2,048 points can be used for the FP3 and 8,192 points for the FP10SH.

## Relation of WX,WY, WR and WL to X, Y, R and L

WX, WY, WR, WL correspond respecitively to groups of 16 external input (X) points, 16 external output $(\mathrm{Y})$ points, 16 internal relay $(\mathrm{R})$ points and 16 link relay $(\mathrm{L})$ points.

## <Example> FP3 word external input relay (WX)

Each relay is composed of 16 external inputs $(X)$ as shown below.


When the state of an external input $(X)$ changes, the content of $W X$ also changes.

The error alarm relays (E) cannot be handled in units of words.

## Appendix D

Table of Special Internal Relays

The special internal relays turn ON and OFF under special conditions. The ON and OFF states are not output externally. Writing is not possible with a programming tool or an instruction.

| Address | Name | Description |
| :---: | :---: | :---: |
| R9000 | Self-diagnostic error flag | Turns ON when a self-diagnostic error occurs. <br> The self-diagnostic error code is stored in: <br> - FP3: DT9000 <br> - FP10SH: DT90000 |
| R9001 |  | Not used |
| R9002 | MEWNET-TR master error flag | Turns ON when a communication error occurs in the MEWNET-TR master unit. The slot, where the erroneous MEWNET-TR master unit is installed, can be checked using: <br> - FP3: DT9002 and DT9003 <br> - FP10SH: DT90002 and DT90003 |
| R9003 | Intelligent unit error flag | Turns ON when an error occurs in an intelligent unit. The slot number, where the erroneous intelligent unit is installed, can be checked using: <br> - FP3: DT9006 and DT9007 <br> - FP10SH: DT90006 and DT90007 |
| R9004 | 1/O verification error flag | Turns ON when an I/O verification error occurs. The slot number of the I/O unit where the verification error was occurred is stored in: <br> - FP3: DT9010 and DT9011 <br> - FP10SH: DT90010 and DT90011 |
| R9005 | Backup battery error flag (non-hold) | Turns ON for an instant when a backup battery error occurs. |
| R9006 | Backup battery error flag (hold) | Turns ON and keeps the ON state when a backup battery error occurs. To reset R9006, <br> - turn the power to the FP3/FP10SH OFF and then turn it ON, <br> - initialize the FP3/FP10SH, after removing the cause of error. |
| R9007 | Operation error flag (hold) | Turns ON and keeps the ON state when an operation error occurs. The address where the error occurred is stored in: <br> - FP3: DT9017 <br> - FP10SH: DT90017 <br> (indicates the first operation error which occurred). |
| R9008 | Operation error flag (non-hold) | Turns ON for an instant when an operation error occurs. The address where the operation error occurred is stored in: <br> - FP3: DT9018 <br> - FP10SH: DT90018 <br> The contents change each time a new error occurs. |


| Address | Name | Description |
| :--- | :--- | :--- |
| R9009 | Carry flag | Turns ON for an instant, <br> - when an overflow or underflow occurs. <br> - when "1" is set by one of the shift instructions. |
| R900A | > flag | Turns ON for an instant when the compared results <br> become larger in the comparison instructions "F60 <br> (CMP)/P60 (PCMP), F61 (DCMP)/P61 (PDCMP), F62 <br> (WIN)/P62 (PWIN) or F63 (DWIN)/P63 (PDWIN)." |
| R900B | = flag | Turns ON for an instant, <br> - when the compared results are equal in the <br> comparison instructions. <br> - when the calculated results become 0 in the <br> arithmetic instructions. |
| R900C | < flag | Turns ON for an instant when the compared results <br> become smaller in the comparison instructions "F60 <br> (CMP)/ P60 (PCMP), F61 (DCMP)/P61 (PDCMP), F62 <br> (WIN)/P62 (PWIN) or F63 (DWIN)/P63 (PDWIN)." |
| R900D | Auxiliary timer <br> contact | Turns ON when the set time elapses (set value reaches <br> o) in the timing operation of the F137 (STMR)/F183 <br> (DSTM) auxiliary timer instruction. <br> The R900D turns OFF when the trigger for auxiliary |
| timer instruction turns OFF. |  |  |


| Address | Name | Description |
| :---: | :---: | :---: |
| R901B | 0.2 s clock pulse relay | Repeats ON/OFF operations in 0.2 s cycles. <br> (ON : OFF $=0.1 \mathrm{~s}: 0.1 \mathrm{~s}$ ) |
| R901C | 1 s clock pulse relay | Repeats ON/OFF operations in 1 s cycles. <br> (ON : OFF $=0.5 \mathrm{~s}: 0.5 \mathrm{~s}$ ) |
| R901D | 2 s clock pulse relay | Repeats ON/OFF operations in 2 s cycles. <br> (ON : OFF = $1 \mathrm{~s}: 1 \mathrm{~s}$ ) |
| R901E | 1 min clock pulse relay | Repeats ON/OFF operations in 1 min cycles. <br> (ON : OFF = $30 \mathrm{~s}: 30 \mathrm{~s}$ ) |
| R901F |  | Not used |
| R9020 | RUN mode flag | Turns OFF while the mode selector is set to PROG. mode. <br> Turns ON while the mode selector is set to RUN. |
| R9021 | Test RUN mode flag | Turns ON while the initialize/test switch of the CPU is set to TEST and mode selector is set to test RUN. Turns OFF during the normal RUN mode. |
| R9022 | Break flag | Turns ON while the BRK instruction is executing or the step run is executing. |
| R9023 | Break enable flag | Turns ON while the BRK instruction is enabled in the test RUN mode. |
| R9024 | Output update enable flag in the test RUN mode | Turns ON while the output update is enabled in the test RUN mode. |
| R9025 | Single instruction flag | Turns ON while the single instruction execution is selected in the test RUN mode. |
| R9026 | Message flag | Turns ON while the F149 (MSG)/P149 (PMSG) instruction is executed. |
| R9027 | Remote mode flag | Turns ON while the mode selector is set to REMOTE. |
| R9028 | Break clear flag | Turns ON when the break operation is cleared. |
| R9029 | Forcing flag | Turns ON during forced ON/OFF operation for I/O relay and timer/counter contacts. |
| R902A | Interrupt flag | Turns ON while the interrupt trigger is enabled by the ICTL instruction. |
| R902B | Interrupt error flag | Turns ON when an interrupt error occurs. |
| R902C | Sampling point flag | Turns OFF during instructed sampling. <br> Turns ON while sampling is triggered by the periodical interrupt. |
| R902D | Sampling trace end flag | Turns ON when the sampling trace ends. |
| R902E | Sampling trigger flag | Turns ON when the trigger of the F156 (STRG)/P156 (PSTGR) instruction is turned ON. |
| R902F | Sampling enable flag | Turns ON when the starting point of sampling is specified. |


| Address | Name | Description |
| :---: | :---: | :---: |
| R9030 | F145 (SEND)/P145 (PSEND) and F146 (RECV)/P146 (PRECV) instruction executing flag | Monitors if FP3/FP10SH is in the F145 (SEND)/P145 (PSEND) and F146 (RECV)/P146 (PRECV) instructions executable condition as follows: <br> - OFF: None of the above mentioned instructions can be executed. (i.e., one of the above instructions is being executed.) <br> - ON: One of the above mentioned instructions can be executed. |
| R9031 | F145 (SEND)/P145 (PSEND) and F146 (RECV)/P146 (PRECV) instruction end flag | Monitors if an abnormality has been detected during the execution of the F145 (SEND)/ P145 (PSEND) and F146 <br> (RECV)/P146 (PRECV) instructions as follows: <br> - OFF: No abnormality detected. <br> - ON: An abnormality detected. (communication error) <br> The error code is stored in: <br> - FP3: DT9039 <br> - FP10SH: DT90039 |
| R9032 | COM port mode flag (Available PLC: <br> FP10SH) | Monitors the mode of the COM port as: <br> - ON: Serial data communication mode <br> - OFF: Computer link mode |
| R9033 | F147 (PR) instruction flag | Turns ON while a F147 (PR) instruction is executed. |
| R9034 | Editing in RUN mode flag | Turns ON while editing a program in the RUN mode. |
| R9035 | F152 (RMRD)/P152 (PRMRD) and F153 (RMWT)/P153 (PRMWT) instruction execution flag | Monitors if FP3/FP10SH is in the F152 (RMRD)/P152 (PRMRD) and F153 (RMWT)/P153 (PRMWT) instructions executable condition as follows: <br> - OFF: None of the above mentioned instructions can be executed. (i.e., one of the above instructions is being executed.) <br> - ON: One of the above mentioned instructions can be executed. |
| R9036 | F152 (RMRD)/P152 (PRMRD) and F153 (RMWT)/P153 (PRMWT) instruction end flag | Monitors if an abnormality has been detected during the execution of the F152 (RMRD)/P152 (PRMRD) and F153 (RMWT)/P153 (PRMWT) instructions as follows: <br> - OFF: No abnormality detected. <br> - ON: An abnormality detected. (access error) The error code is stored in: <br> - FP3: DT9036 <br> - FP10SH: DT90036 |
| R9037 | COM port communication error flag (Available PLC: FP10SH) | Turns ON when the serial data communication error occurs using COM port. <br> Turns OFF when data is being sent by the F144 (TRNS) instruction. |


| Address | Name | Description |
| :---: | :---: | :---: |
| R9038 | COM port receive flag <br> (Available PLC: <br> FP10SH) | Turns ON when a terminator is received during the serial data communicating. (by the F144 (TRNS) instruction) |
| R9039 | COM port send flag (Available PLC: FP10SH) | Turns ON while data is not send during the serial data communicating. (by the F144 (TRNS) instruction) Turns OFF while data is being sent during the serial data communicating. (by the F144 (TRNS) instruction) |
| R903A |  | Not used |
| R903B |  | Not used |
| R903C |  | Not used |
| R903D |  | Not used |
| R903E |  | Not used |
| R903F |  | Not used |
| R9050 | MEWNET-W/-P link transmission error flag [W/P LINK 1] | When using MEWNET-W link unit or MEWNET-P link unit: <br> - turns ON when transmission error occurs at link 1. <br> - turns ON when there is an error in the link area settings. |
| R9051 | MEWNET-W/-P link transmission error flag [W/P LINK 2] | When using MEWNET-W link unit or MEWNET-P link unit: <br> - turns ON when transmission error occurs at link 2. <br> - turns ON when there is an error in the link area settings. |
| R9052 | MEWNET-W/-P link transmission error flag [W/P LINK 3] | When using MEWNET-W link unit or MEWNET-P link unit: <br> - turns ON when transmission error occurs at link 3. <br> - turns ON when there is an error in the link area settings. |
| R9053 | MEWNET-W/-P link transmission error flag [W/P LINK 4] (Available PLC: FP10SH) | When using MEWNET-W link unit or MEWNET-P link unit: <br> - turns ON when transmission error occurs at link 4. <br> - turns ON when there is an error in the link area settings. |
| R9054 | MEWNET-W/-P link transmission error flag [W/P LINK 5] (Available PLC: FP10SH) | When using MEWNET-W link unit or MEWNET-P link unit: <br> - turns ON when transmission error occurs at link 5. <br> - turns ON when there is an error in the link area settings. |
| R9055 | MEWNET-H link transmission error flag [H LINK 1] (FP3 CPU Ver.4.3 or later) | When using MEWNET-H link unit: <br> - turns ON when trannsmission error occurs at H link 1. <br> - turns ON when there is an error in the link area settings. |
| R9056 | MEWNET-H link transmission error flag [H LINK 2] (FP3 CPU Ver.4.3 or later) | When using MEWNET-H link unit: <br> - turns ON when trannsmission error occurs at H link 2. <br> - turns ON when there is an error in the link area settings. |
| R9057 | MEWNET-H link transmission error flag [H LINK 3] (FP3 CPU Ver.4.3 or later) | When using MEWNET-H link unit: <br> - turns ON when trannsmission error occurs at H link 3. <br> - turns ON when there is an error in the link area settings. |


| Address | Name | Description |
| :--- | :--- | :--- |
| R9058 | Remote I/O <br> transmission error <br> flag (master 1) | When using remote I/O system (MEWNET-F): <br> - turns ON when transmission error occurs on master 1. <br> - turns ON when there is an error in the settings. |
| R9059 | Remote I/O <br> transmission error <br> flag (master 2) | When using remote I/O system (MEWNET-F): <br> - turns ON when transmission error occurs on master 2. <br> - turns ON when there is an error in the settings. |
| R905A | Remote I/O <br> transmission error <br> flag (master 3) | When using remote I/O system (MEWNET-F): <br> - turns ON when transmission error occurs on master 3. <br> - turns ON when there is an error in the settings. |
| R905B | Remote I/O <br> transmission error <br> flag (master 4) | When using remote I/O system (MEWNET-F): <br> - turns ON when transmission error occurs on master 4. <br> - turns ON when there is an error in the settings. |
| R905C | - | Not used |
| R905D | - | Not used |
| R905E | - | Not used |
| R905F | - | Not used |


| Address | Name |  | Description |
| :---: | :---: | :---: | :---: |
| R9060 | MEWNET-W/ -P PC link transmission assurance relay [for PC link 0(W/P)] | Unit No. 1 | Turns ON when unit No. 1 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9061 |  | Unit No. 2 | Turns ON when unit No. 2 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9062 |  | Unit No. 3 | Turns ON when unit No. 3 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9063 |  | $\begin{array}{\|l\|} \hline \text { Unit } \\ \text { No. } \end{array}$ | Turns ON when unit No. 4 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9064 |  | Unit No. 5 | Turns ON when unit No. 5 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9065 |  | Unit No. 6 | Turns ON when unit No. 6 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9066 |  | Unit No. 7 | Turns ON when unit No. 7 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9067 |  | Unit No. 8 | Turns ON when unit No. 8 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9068 |  | Unit No. 9 | Turns ON when unit No. 9 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9069 |  | Unit No. 10 | Turns ON when unit No. 10 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R906A |  | Unit No. 11 | Turns ON when unit No. 11 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |


| Address | Name |  | Description |
| :---: | :---: | :---: | :---: |
| R906B | MEWNET-W/ -P PC link transmission assurance relay [for PC link $0(W / P)$ ] | Unit No. 12 | Turns ON when unit No. 12 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R906C |  | Unit No. 13 | Turns ON when unit No. 13 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R906D |  | Unit No. 14 | Turns ON when unit No. 14 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R906E |  | Unit No. 15 | Turns ON when unit No. 15 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R906F |  | Unit No. 16 | Turns ON when unit No. 16 is communicating properly in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |


| Address | Name |  | Description |
| :---: | :---: | :---: | :---: |
| R9070 | MEWNET-W/ -P PC link operation mode relay [for PC link 0(W/P)] | Unit No. 1 | Turns ON when unit No. 1 is in the RUN mode. Turns OFF when unit No. 1 is in the PROG. mode. |
| R9071 |  | Unit No. 2 | Turns ON when unit No. 2 is in the RUN mode. Turns OFF when unit No. 2 is in the PROG. mode. |
| R9072 |  | Unit <br> No. 3 | Turns ON when unit No. 3 is in the RUN mode. Turns OFF when unit No. 3 is in the PROG. mode. |
| R9073 |  | $\begin{aligned} & \hline \text { Unit } \\ & \text { No. } 4 \end{aligned}$ | Turns ON when unit No. 4 is in the RUN mode. Turns OFF when unit No. 4 is in the PROG. mode. |
| R9074 |  | Unit No. 5 | Turns ON when unit No. 5 is in the RUN mode. Turns OFF when unit No. 5 is in the PROG. mode. |
| R9075 |  | Unit No. 6 | Turns ON when unit No. 6 is in the RUN mode. Turns OFF when unit No. 6 is in the PROG. mode. |
| R9076 |  | $\begin{array}{\|l\|} \hline \text { Unit } \\ \text { No. } 7 \end{array}$ | Turns ON when unit No. 7 is in the RUN mode. Turns OFF when unit No. 7 is in the PROG. mode. |
| R9077 |  | Unit No. 8 | Turns ON when unit No. 8 is in the RUN mode. Turns OFF when unit No. 8 is in the PROG. mode. |
| R9078 |  | Unit No. 9 | Turns ON when unit No. 9 is in the RUN mode. Turns OFF when unit No. 9 is in the PROG. mode. |
| R9079 |  | Unit No. 10 | Turns ON when unit No. 10 is in the RUN mode. Turns OFF when unit No. 10 is in the PROG. mode. |
| R907A |  | Unit No. 11 | Turns ON when unit No. 11 is in the RUN mode. Turns OFF when unit No. 11 is in the PROG. mode. |
| R907B |  | Unit No. 12 | Turns ON when unit No. 12 is in the RUN mode. Turns OFF when unit No. 12 is in the PROG. mode. |
| R907C |  | Unit No. 13 | Turns ON when unit No. 13 is in the RUN mode. Turns OFF when unit No. 13 is in the PROG. mode. |
| R907D |  | Unit No. 14 | Turns ON when unit No. 14 is in the RUN mode. Turns OFF when unit No. 14 is in the PROG. mode. |
| R907E |  | Unit No. 15 | Turns ON when unit No. 15 is in the RUN mode. Turns OFF when unit No. 15 is in the PROG. mode. |
| R907F |  | Unit No. 16 | Turns ON when unit No. 16 is in the RUN mode. Turns OFF when unit No. 16 is in the PROG. mode. |
| R9080 | MEWNET-W/ -P PC link transmission assurance relay [for PC link 1 (W/P)] | Unit No. 1 | Turns ON when unit No. 1 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9081 |  | $\begin{aligned} & \hline \text { Unit } \\ & \text { No. } 2 \end{aligned}$ | Turns ON when unit No. 2 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9082 |  | Unit No. 3 | Turns ON when unit No. 3 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |


| Address | Name |  | Description |
| :---: | :---: | :---: | :---: |
| R9083 | MEWNET-W/ -P PC link transmission assurance relay [for PC link 1 (W/P)] | Unit No. 4 | Turns ON when unit No. 4 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9084 |  | Unit No. 5 | Turns ON when unit No. 5 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9085 |  | Unit No. 6 | Turns ON when unit No. 6 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9086 |  | Unit No. 7 | Turns ON when unit No. 7 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9087 |  | Unit No. 8 | Turns ON when unit No. 8 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9088 |  | Unit No. 9 | Turns ON when unit No. 9 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9089 |  | Unit No. 10 | Turns ON when unit No. 10 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R908A |  | Unit No. 11 | Turns ON when unit No. 11 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R908B |  | Unit No. 12 | Turns ON when unit No. 12 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R908C |  | Unit No. 13 | Turns ON when unit No. 13 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R908D |  | Unit No. 14 | Turns ON when unit No. 14 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |


| Address | Name |  | Description |
| :---: | :---: | :---: | :---: |
| R908E | MEWNET-W/ -P PC link transmission assurance relay [for PC link 1 (W/P)] | Unit No. 15 | Turns ON when unit No. 15 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R908F |  | Unit No. 16 | Turns ON when unit No. 16 is communicating probably in the PC link mode. <br> Turns OFF when operation is stopped, when an error is occurring, or when not in the PC link mode. |
| R9090 | MEWNET-W/ -P PC link operation mode relay [for PC link 1 (W/P)] | Unit No. 1 | Turns ON when unit No. 1 is in the RUN mode. Turns OFF when unit No. 1 is in the PROG. mode. |
| R9091 |  | Unit No. 2 | Turns ON when unit No. 2 is in the RUN mode. Turns OFF when unit No. 2 is in the PROG. mode. |
| R9092 |  | Unit No. 3 | Turns ON when unit No. 3 is in the RUN mode. Turns OFF when unit No. 3 is in the PROG. mode. |
| R9093 |  | Unit No. 4 | Turns ON when unit No. 4 is in the RUN mode. Turns OFF when unit No. 4 is in the PROG. mode. |
| R9094 |  | Unit No. 5 | Turns ON when unit No. 5 is in the RUN mode. Turns OFF when unit No. 5 is in the PROG. mode. |
| R9095 |  | Unit No. 6 | Turns ON when unit No. 6 is in the RUN mode. Turns OFF when unit No. 6 is in the PROG. mode. |
| R9096 |  | $\begin{array}{\|l\|} \hline \text { Unit } \\ \text { No. } 7 \\ \hline \end{array}$ | Turns ON when unit No. 7 is in the RUN mode. Turns OFF when unit No. 7 is in the PROG. mode. |
| R9097 |  | Unit No. 8 | Turns ON when unit No. 8 is in the RUN mode. Turns OFF when unit No. 8 is in the PROG. mode. |
| R9098 |  | Unit No. 9 | Turns ON when unit No. 9 is in the RUN mode. Turns OFF when unit No. 9 is in the PROG. mode. |
| R9099 |  | Unit No. 10 | Turns ON when unit No. 10 is in the RUN mode. Turns OFF when unit No. 10 is in the PROG. mode. |
| R909A |  | Unit No. 11 | Turns ON when unit No. 11 is in the RUN mode. Turns OFF when unit No. 11 is in the PROG. mode. |
| R909B |  | Unit No. 12 | Turns ON when unit No. 12 is in the RUN mode. Turns OFF when unit No. 12 is in the PROG. mode. |
| R909C |  | Unit No. 13 | Turns ON when unit No. 13 is in the RUN mode. Turns OFF when unit No. 13 is in the PROG. mode. |
| R909D |  | Unit No. 14 | Turns ON when unit No. 14 is in the RUN mode. Turns OFF when unit No. 14 is in the PROG. mode. |
| R909E |  | Unit No. 15 | Turns ON when unit No. 15 is in the RUN mode. Turns OFF when unit No. 15 is in the PROG. mode. |
| R909F |  | Unit No. 16 | Turns ON when unit No. 16 is in the RUN mode. Turns OFF when unit No. 16 is in the PROG. mode. |


| Address | Name | Description |
| :---: | :---: | :---: |
| R9100 | IC memory card installation flag (Available PLC: FP10SH) | Monitors whether the IC memory card is installed or not: <br> - ON: IC memory card is installed. <br> - OFF: IC memory card is not installed. |
| R9101 | IC memory card backup battery flag 1 (* Note) (Available PLC: FP10SH) | Monitors the voltage drop condition for the IC memory card as: <br> - ON: Data in the IC memory card cannot be guaranteed. <br> - OFF: Data in the IC memory card can be maintained. |
| R9102 | IC memory card backup battery flag 2 (* Note) (Available PLC: FP10SH) | Monitors the voltage drop condition for the IC memory card as: <br> - ON: Battery replacement is required. <br> - OFF: Battery replacement is not required. |
| R9103 | IC memory card protect switch flag (Available PLC: FP10SH) | Monitors the protective condition of the IC memory card as: <br> - ON: Switch is not in the write-protected (WP) position <br> - OFF: Switch is in the write-protected (WP) position |
| R9104 | IC memory card access switch flag (Available PLC: FP10SH) | Monitors the condition of the IC memory card access enable switch as: <br> - ON: The access enable switch is in the ON position (Access enabled). <br> - OFF: The access enable switch is in the OFF position (Access disabled). |
| R9105 through R910F |  | Not used |

## Note

The IC memory card backup battery condition can be judged using internal relays R9101 and R9102 as follows:

| R9101 | R9102 | IC memory card condition |
| :--- | :--- | :--- |
| OFF | OFF | Not battery replacement required. |
| OFF | ON | Replace backup battery. <br> The data in the IC memory card is maintained. |
| ON | ON | The IC memory card has lost its data. <br> Replace backup battery. |

## Appendix E

## Table of Special Data Registers

The special data registers are one-word (16-bit) memory areas which store specific information. With the exception of registers for which "Writing is possible" is indicated in the "Description" column, these registers cannot be written to.

| Address |  | Name | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |  |  |  |  |
| DT9000 | DT90000 | Self-diagnostic error code | The self-diagnostic error code is stored here when a self-diagnostic error occurs. Monitor the error code using decimal display. See Appendix F. |  |  |  |  |
| DT9001 | DT90001 |  | Not used |  |  |  |  |
| DT9002 | DT90002 | Erroneous MEWNET-TR master unit (slot No. 0 to 15) | The slot number, where an erroneous unit is installed, can be monitored here. "1" (ON) is set in the bit position corresponding to the slot number when an erroneous MEWNET-TR master unit is detected. |  |  |  |  |
|  |  |  | Bit position ${ }^{11}$ | 15 . . 12 | 11 . . 8 | $7 \times 4$ | 3 . . 0 |
|  |  |  | Slot number ${ }^{1}$ | 15 . . 12 | $11 \cdot .8$ | 7. | . |
| DT9003 | DT90003 | Erroneous MEWNET-TR master unit (slot No. 16 to 31) | DT90022DT90002 |  |  |  |  |
|  |  |  | Bit position 15 .12 11 . 8 7 . 4 3 . 0 <br> Slot number 31 . .28 27 . 24 23 . 20 19 . |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  | 1: error 0: normal |  |  |  |  |
| DT9004 | DT90004 |  | Not used |  |  |  |  |
| DT9005 | DT90005 |  | Not used |  |  |  |  |
| DT9006 | DT90006 | Abnormal intelligent unit (slot No. 0 to 15) | When an error condition is detected in an intelligent unit, the bit corresponding to the slot of the unit will be set to ON. Monitor using binary display. |  |  |  |  |
|  |  |  | Bit position 1 <br> Slot number 1 | 15 . . 1 | 11.8 | 7 |  |
|  |  |  |  | 15.12 | 11.8 | 7 . . 4 |  |
| DT9007 | DT90007 | Abnormal intelligent unit (slot No. 16 to 31) | DT90066DT90006 |  |  |  |  |
|  |  |  | Bit position ${ }^{15}$ | $15 \cdot 12$ | $11 \cdot 8$ | 7. | 3.00 |
|  |  |  | Slot number ${ }^{3}$ | 31. | 27.24 | 23 . . 20 | 19.16 |
|  |  |  | DT9007/DT90007 |  |  |  |  |
|  |  |  | 1: abnormal intelligent unit 0: normal intelliget unit |  |  |  |  |
| DT9008 | DT90008 |  | Not used |  |  |  |  |
| DT9009 | DT90009 |  | Not used |  |  |  |  |
| DT9010 | DT90010 | I/O verify error unit (slot No. 0 to 15) | When the state of installation of an I/O unit has changed since the power was turned ON, the bit corresponding to the slot of the unit will be set to ON. Monitor using binary display. |  |  |  |  |
|  |  |  | Bit position | 15 . . 12 | 11 . . 8 | 7 . . 4 | $3 \cdot .0$ |
|  |  |  | Slot number | 15.12 | 11. | 7 | $3 . .0$ |
| DT9011 | DT90011 | I/O verify error unit (slot No. 16 to 31) | DT9010/T90010 |  |  |  |  |
|  |  |  | Bit position ${ }^{15}$ | 15 . . 12 | 11.8 | 7 . . 4 | 3.10 |
|  |  |  | Slot number <br> PT9011/DT90011 <br> \|: | $\left.\right\|^{31} \cdot{ }^{38}$ | 27.24 | 23 . . 20 | 19. ${ }^{\text {a }} 16$ |
|  |  |  | 1: error 0: normal |  |  |  |  |


| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| DT9012 | DT90012 |  | Not used |
| DT9013 | DT90013 |  | Not used |
| DT9014 | DT90014 | Auxiliary register for operation | One shift-out hexadecimal digit is stored in bit positions 0 to 3 when an F105 (BSR)/P105 (PBSR) or F106 (BSL)/P106 (PBSL) instruction is executed. |
| DT9015 DT9016 | DT90015 DT90016 | Auxiliary register for operation | The divided remainder (16-bit) is stored in DT9015/ DT90015 when an F32 (\%)/P32 (P\%) or F52 (B\%)/ P52 (PB\%) instruction is executed. <br> The divided remainder (32-bit) is stored DT9015 and DT9016/DT90015 and DT90016 when an F33 (D\%) /P33 (PD\%) or F53 (DB\%)/P53 (PDB\%) instruction is executed. |
| DT9017 | DT90017 | Operation error address (hold) | After commencing operation, the address where the first operation error occurred is stored. Monitor the address using decimal display. |
| DT9018 | DT90018 | Operation error address (non-hold) | The address where a operation error occurred is stored. Each time an error occurs, the new address overwrites the previous address. At the beginning of scan, the address is 0 . Monitor the address using decimal display. |
| DT9019 | DT90019 | 2.5 ms ring counter | The data stored here is increased by one every 2.5 ms. (HO to HFFFF) <br> Difference between the values of the two points (absolute value) $\times 2.5 \mathrm{~ms}=$ Elapsed time between the two points. |
| DT9020 |  | Maximum value of program (for FP3) | The last address of sequence program area set in system register 0 is stored. |
|  | DT90020 | Display of program capacity (for FP10SH) | The program capacity is stored in decimal. <Example> <br> K30: approx. 30 K steps <br> K60: approx. 60 K steps (with memory expansion) |
| DT9021 <br> (*Note) | DT90021 <br> (* Note) | Maximum value of file register | The maximum (last) address of the file registers available are stored in: <br> - FP3: DT9021 <br> - FP10SH: DT90021 |

## Note

## Used by the system.

| Address |  | Name | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |  |  |  |
| DT9022 | DT90022 | Scan time (current value) | The current scan time is stored here. Scan time is calculated using the formula: <br> Scan time (ms) = stored data (decimal) $\times 0.1$ <br> <Example> <br> K50 indicates 5 ms . |  | Scan time display is only possible in RUN mode, and shows the operation cycle time. The maximum and minimum values are cleared when each the mode is switched between RUN mode and PROG. mode. |  |
| DT9023 | DT90023 | Scan time (minimum value) | The minimum scan time is stored here. Scan time is calculated using the formula: <br> Scan time (ms) = stored data (decimal) $\times 0.1$ <br> <Example> <br> K50 indicates 5 ms . |  |  |  |
| DT9024 | DT90024 | Scan time (maximum value) | The maximum scan time is stored here. Scan time is calculated using the formula: Scan time (ms) = stored data (decimal) $\times 0.1$ <Example> <br> K125 indicates 12.5 ms . |  |  |  |
| $\begin{array}{\|l\|l\|} \hline \text { DT9025 } \\ \text { (* Note) } \end{array}$ | $\begin{aligned} & \text { DT90025 } \\ & \text { (* Note) } \end{aligned}$ | Mask condition monitoring register for interrupt unit initiated interrupts <br> (INT 0 to INT 15) | The mask conditions of interrupt unit initiated interrupts using ICTL instruction can be monitored here. Monitor using binary display. |  |  |  |
|  |  |  | Bit position | 15.1211 . | 7 . . 4 | - |
|  |  |  | INT program | $15 . .1211$. | . . 4 | 3.10 |
|  |  |  | DT9025/DT90025 |  |  |  |
|  |  |  | 0 : interrupt disabled (masked) <br> 1: interrupt enabled (unmasked) |  |  |  |
| DT9026 | DT90026 | Mask condition monitoring register for intelligent unit initiated interrupts (INT 16 to INT 32) | The mask conditions of intelligent unit initiated interrupts using ICTL instruction can be monitored here. Monitor using binary display. |  |  |  |
|  |  |  | Bit position | 15 . . 12111 . | 7 . . 4 | , |
|  |  |  | INT program | 1 | 23 . 20 | 19 . . 16 |
|  |  |  | DT9026[T90026 |  |  |  |
|  |  |  | 0 : interrupt <br> 1: interrupt | disabled (masked) enabled (unmasked) |  |  |
| $\begin{array}{\|l\|l} \hline \text { DT9027 } \\ \text { (* Note) } \end{array}$ | $\begin{aligned} & \text { DT90027 } \\ & \text { (* Note) } \end{aligned}$ | Periodical interrupt interval (INT24) | The value set <br> - KO: periodic <br> - K1 to K3000 | by ICTL instruction cal interrupt is not us $0: 10 \mathrm{~ms}$ to 30 s | is stored. <br> d |  |
| $\begin{array}{\|l\|} \hline \text { DT9028 } \\ \text { (* Note) } \end{array}$ | $\begin{aligned} & \text { DT90028 } \\ & \text { (* Note) } \end{aligned}$ | Sample trace interval | The value reg <br> - K0: samplin (PSMPL) in <br> - K1 to K3000 | gistered using NPST g triggered by F155 instruction $0(\times 10 \mathrm{~ms}): 10 \mathrm{~ms} \mathrm{t}$ | GR is stor SMPL)/P1 $030 \text { s }$ |  |

## Note

## Used by the system.

| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| $\begin{array}{\|l\|} \hline \text { DT9029 } \\ \text { (* Note) } \end{array}$ | DT90029 <br> (* Note) | Break address | The address ( K constant) of a break in a test run is stored. |
| $\begin{aligned} & \text { DT9030 } \\ & \text { (* Note) } \end{aligned}$ | $\begin{aligned} & \text { DT90030 } \\ & \text { (* Note) } \end{aligned}$ | Message 0 | The contents of the specified message are stored in these special data registers when an F149 (MSG)/P149 (PMSG) instruction is executed. |
| DT9031 <br> (* Note) | DT90031 <br> (* Note) | Message 1 |  |
| $\begin{aligned} & \text { DT9032 } \\ & \text { (* Note) } \end{aligned}$ | DT90032 <br> (* Note) | Message 2 |  |
| $\begin{aligned} & \text { DT9033 } \\ & \text { (* Note) } \end{aligned}$ | DT90033 <br> (* Note) | Message 3 |  |
| DT9034 <br> (* Note) | DT90034 <br> (* Note) | Message 4 |  |
| DT9035 <br> (* Note) | DT90035 <br> (* Note) | Message 5 |  |
| DT9036 | DT90036 | F152 (RMRD)/P152 (PRMRD) and F153 (RMWT)/P153 (PRMWT) instructions end code | The error code is stored here if an F152 (RMRD)/P152 (PRMRD) or F153 (RMWT)/P153 (PRMWT) instruction was executed abnormally. When the instruction was successfully executed " 0 " is stored. <br> - Other than KO: error code is stored. Refer to the description for the F152 (RMRD)/P152 (PRMRD) and F153 (RMWT)/P153 (PRMWT) instructions and the MEWNET-F (REMOTE I/O) SYSTEM manual. |
|  |  | Abnormal unit display | If an abnormal unit is installed to the backplane, the slot number of that unit will be stored. Monitor using decimal display. |
| DT9037 | DT90037 | Work 1 for F96 (SRC)/ P96 (PSRC) <br> instructions | The number of found data is stored here when an F96 (SRC)/P96 (PSRC) instruction is executed. |
| DT9038 | DT90038 | Work 2 for F96 (SRC)/P96 (PSRC) instructions | The data position, found in the first place counting from the first 16-bit area, is stored here when an F96 (SRC)/P96 (PSRC) instruction is executed. |
| DT9039 | DT90039 | F145 (SEND)/P145 (PSEND) and F146 (RECV)/P146 (PRECV) instructions end code | The error code is stored here if an F145 (SEND)/ P145 (PSEND) or F146 (RECV)/P146 (PRECV) instruction was executed abnormally. <br> - KO: instruction was successfully executed. <br> - Other than KO: error code is stored. <br> Refer to the description for the F145 (SEND)/P145 (PSEND) and F146 (RECV)/P146 (PRECV) instructions and the manual of MEWNET link system. |

## Note

## Used by the system.

| Address |  | Name | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |  |  |
| DT9053 | DT90053 | Clock/calendar monitor (hour/minute) | Hour and minute data of the clock/calendar are stored here. This data is read-only data; it cannot be overwritten. |  |  |
| DT9054 | DT90054 | Clock/calendar monitor and setting (minute/second) | The year, month, day, hour, minute, second, and day-of-the-week data for the calendar timer is stored. The built-in calendar timer will operate correctly through the year 2099 and supports leap years. The calendar timer can be set (the time set) by writing a value using a programming tool or a program that uses the FO (MV) transfer instruction. |  |  |
| DT9055 | DT90055 | Clock/calendar monitor and setting (day/hour) |  |  |  |
| DT9056 | DT90056 |  |  |  |  |
|  |  | Clock/calendar monitor and setting (year/month) | $\begin{array}{\|l\|} \hline \text { DT9054/ } \\ \text { DT90054 } \end{array}$ | $\begin{aligned} & \text { Minute } \\ & \text { H00 to H59 (BCD) } \end{aligned}$ | Second <br> H00 to H59 (BCD) |
|  |  |  | DT9055/ DT90055 | Day <br> H01 to H31 (BCD) | $\begin{aligned} & \text { Hour } \\ & \text { H0O to H23 (BCD) } \end{aligned}$ |
| DT9057 | DT90057 | Clock/calendar monitor and setting (day-of-the-week) | DT9056/ DT90056 | $\begin{aligned} & \text { Year } \\ & \text { H00 to H99 (BCD) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Month } \\ \text { H01 to H12 (BCD) } \\ \hline \end{array}$ |
|  |  |  | DT9057/ DT90057 |  | $\begin{aligned} & \text { Day-of-the-week } \\ & \text { H00 to H06 (BCD) } \end{aligned}$ |


| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| $\begin{array}{\|l\|} \hline \text { DT9058 } \\ \text { (* Note) } \end{array}$ | DT90058 (* Note) | Clock/calendar time setting and 30s correction | The clock/calendar is adjusted as follows. <br> When setting the clock/calendar by program that uses F0 (MV) instructions <br> By setting the the highest bit of DT9058/DT90058 to <br> 1, the time becomes that written to DT9054 to DT9057/DT90054 to DT90057 by F0 (MV) instruction. After the time is set, DT9058/DT90058 is cleared to 0 . (Cannot be performed with any instruction other than FO (MV) instruction.) <br> <EXAMPLE> <br> Set the time to 12:00:00 on the 5th day when the X0 turns ON. <br> Inputs 0 minutes and 0 seconds Inputs 12th hour 5th day Sets the time <br> Note <br> If you changed the values of DT9054 to DT9057/DT90054 to DT90057 with the data monitor functions of NPST-GR software or FP programmer II, the time will be set when the new values are written. Therefore, it is unnecessary to write to DT9058/DT90058. <br> When the correcting times less than $\mathbf{3 0}$ seconds By setting the lowest bit of DT9058/DT90058 to 1, the value will be moved up or down and become exactly 0 seconds. After the correction is completed, DT9058/DT90058 is cleared to 0 . <br> <EXAMPLE> <br> Correct to 0 seconds with X0 turns ON <br> At the time of correction, if between 0 and 29 seconds, it will be moved down, and if the between 30 and 59 seconds, it will be moved up. In the example above, if the time was 5 minutes 29 seconds, it will become 5 minutes 0 second; and, if the time was 5 minutes 35 seconds, it will become 6 minutes 0 second. |

## Note

Used by the system.


## Note

## Used by the system.



| Address |  | Name | Description |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |  |  |  |  |  |
| DT9100 | DT90100 | Step ladder process (640 to 655) | Indicates the startup condition of the step ladder process. <br> When the process starts up, the bit corresponding to the process number turns ON . <br> Monitor using binary display. <br> <Example> |  |  |  |  |  |
| DT9101 | DT90101 | Step ladder process ( 656 to 671) |  |  |  |  |  |  |
| DT9102 | DT90102 | Step ladder process (672 to 687) |  |  |  |  |  |  |
| DT9103 | DT90103 | Step ladder process (688 to 703) | Bit position 15 . .12 11 . . 7 7 . 4 3 . |  |  |  |  |  |
| DT9104 | DT90104 | Step ladder process (704 to 719) | 0 : not-executing, <br> 1: executing <br> Since bit position 0 of DT9100/DT90100 is " 1 ", step ladder process 640 is executing. <br> A programming tool can be used to write data. |  |  |  |  |  |
| DT9105 | DT90105 | Step ladder process (720 to 735) |  |  |  |  |  |  |
| DT9106 | DT90106 | Step ladder process (736 to 751) |  |  |  |  |  |  |
| DT9107 | DT90107 | Step ladder process (752 to 767) |  |  |  |  |  |  |
| DT9108 | DT90108 | Step ladder process (768 to 783) |  |  |  |  |  |  |
| DT9109 | DT90109 | Step ladder process (784 to 799) |  |  |  |  |  |  |
| DT9110 | DT90110 | Step ladder process ( 800 to 815) |  |  |  |  |  |  |
| DT9111 | DT90111 | Step ladder process (816 to 831) |  |  |  |  |  |  |
| DT9112 | DT90112 | Step ladder process (832 to 847) |  |  |  |  |  |  |
| DT9113 | DT90113 | Step ladder process (848 to 863) |  |  |  |  |  |  |
| DT9114 | DT90114 | Step ladder process (864 to 879) |  |  |  |  |  |  |
| DT9115 | DT90115 | Step ladder process (880 to 895) |  |  |  |  |  |  |
| DT9116 | DT90116 | Step ladder process (896 to 911) |  |  |  |  |  |  |
| DT9117 | DT90117 | Step ladder process (912 to 927) |  |  |  |  |  |  |
| DT9118 | DT90118 | Step ladder process (928 to 943) |  |  |  |  |  |  |
| DT9119 | DT90119 | Step ladder process (944 to 959) |  |  |  |  |  |  |
| DT9120 | DT90120 | Step ladder process (960 to 975) |  |  |  |  |  |  |
| DT9121 | DT90121 | Step ladder process (976 to 991) |  |  |  |  |  |  |
| DT9122 | DT90122 | Step ladder process (992 to 999) <br> (Higher byte: not used) |  |  |  |  |  |  |


| Address |  | Name | Description |  |
| :---: | :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |  |
| DT9123 | DT90123 |  | Not used |  |
| DT9124 | DT90124 |  | Not used |  |
| DT9125 | DT90125 |  | Not used |  |
| DT9126 <br> (* Note) | $\begin{aligned} & \text { DT90126 } \\ & \text { (* Note) } \end{aligned}$ | Forced ON/OFF operating station monitor | This displays the number of a unit that has executed forced ON/OFF operation. |  |
| DT9127 <br> (* Note) | $\begin{aligned} & \text { DT90127 } \\ & \text { (* Note) } \end{aligned}$ | MEWNET-F system remote I/O service time | The number of times, which MEWNET-F remote I/O service was performed by each master, is stored. |  |
| DT9128 <br> (* Note) | $\begin{aligned} & \text { DT90128 } \\ & \text { (* Note) } \end{aligned}$ |  | The number of times, which MEWNET-F remote I/O service was performed by each master, is stored. |  |
| DT9129 | DT90129 |  | Not used |  |
| DT9130 | DT90130 |  | Not used |  |
| DT9131 | DT90131 | MEWNET-F (remote I/O) slave stations abnormality checking (for selecting the display contents and master of DT9132 to DT9135/DT90132 to DT90135) | The contents displayed by DT9132 to DT9135/ DT90132 to DT90135 will change depending on the contents of stored in DT9131/DT90131. Use the programming tools to write the settings for what you want to display (this can also be done with the F0 (MV) move instruction). <br> Set the code specifying the display contents ( H 0 or H 1 ) in the higher 8 bits and set the code specifying the display master $(\mathrm{HO}$ to H 3$)$ in the lower 8 bits. |  |

## Note

## Used by the system.

| Address |  | Name | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { DT9132 } \\ \text { DT9133 } \end{array}$ | $\begin{array}{\|l\|} \hline \text { DT90132 } \\ \text { DT90133 } \end{array}$ | MEWNET-F (remote I/O) error slave station number - current condition (when DT9131/DT90131 is $\mathrm{H} 0, \mathrm{H} 1, \mathrm{H} 2$ or H 3 ) | The bit corresponding to the station number of the MEWNET-F where an error is occurring is set to ON. Monitor using binary display. |  |  |  |  |
|  |  |  | Bit position | 15 . . 121 | 11 . . 8 | 7 . . 4 | 3 . . 0 |
|  |  |  | Slave station no. | 16 . . 131 | 12.. 9 | 8. | 1 |
|  |  |  | DT9132[DT90132 |  |  |  |  |
|  |  |  | Bit position | $15 . .12{ }^{1}$ | $11 . .8$ | 7 F . . 4 | 3 . . 0 |
|  |  |  | Slave station no. | 32. . 292 | $28 . .25$ | $24 . .21$ | 20.. 17 |
|  |  |  | DT9133/DT90133 |  |  |  |  |
|  |  |  | 1: Error slave station <br> 0 : Normal slave station |  |  |  |  |
|  |  | MEWNET-F (remote I/O) I/O verify error slave station number (when DT9131/ DT90131 is H 100 , H101, H102 or H103) | When the installed condition of a MEWNET-F slave station set unit has changed since the power was turned ON, the bit corresponding to that slave station number will be set to ON. Monitor using binary display. |  |  |  |  |
|  |  |  | Bit position | $15 . .121$ | $11 . .8$ | 7 . . 4 | 3.10 |
|  |  |  | Slave station no. ${ }^{16}$ | 16. . 131 | 12..9 |  |  |
|  |  |  | DT9132/DT90132 |  |  |  |  |
|  |  |  | Bit position | 15 . . 121 | 11.. 8 | 4 | 3.10 |
|  |  |  | Slave station no DT9133/DT90133 | 32. . 292 | 28.25 | 24.21 | 20.. 17 |
|  |  |  |  |  |  |  |  |
|  |  |  | 1: Error slave station <br> 0 : Normal slave station |  |  |  |  |
| DT9134DT9135 | $\begin{aligned} & \text { DT90134 } \\ & \text { DT90135 } \end{aligned}$ | MEWNET-F (remote I/O) error slave station number - record (when DT9131/DT90131 is $\mathrm{H} 0, \mathrm{H} 1, \mathrm{H} 2$ or H 3 ) | The bit corresponding to the slave station number of the MEWNET-F where an error is occurring will be set to ON. Monitor using binary display. |  |  |  |  |
|  |  |  | Bit position 1 | 15. . 121 | 11. | 7 . . 4 | 3.10 |
|  |  |  | Slave station no. ${ }^{\text {1 }}$ | 16.131 | 12.9 | $8 . .5$ | $4 \cdots 1$ |
|  |  |  | DT9134/DT90134 |  | \| - | - - |  |
|  |  |  | Bit position <br> 15 | $15 . .121$ | $11 . .8$ | 7 . . 4 | 3 . . 0 |
|  |  |  | Slave station no DT9135/DT90135 | 32. . 292 | $28 . .25$ | 24.21 | 20..17 |
|  |  |  |  |  |  |  |  |
|  |  |  | 1: Error slave station 0: Normal slave station |  |  |  |  |
|  |  | MEWNET-F (remote I/O) voltage dip slave station number (when DT9131/DT90131 is H100, H101, H102 or H103) | If a momentary power outage at an MEWNET-F slave station set, the bit corresponding to that slave station number will be set to ON. Monitor using binary display. |  |  |  |  |
|  |  |  | Bit position <br> Slave station no | $15 . .121$ | $11 . .8$ | $7 \mathrm{~F} \cdot 4$ | 3.10 |
|  |  |  |  | 16.1312 | 12. . 9 | $8 . .5$ | 4.11 |
|  |  |  | Bit position |  |  |  |  |
|  |  |  |  | $15 . .12{ }^{11}$ | $11 . .8$ | . 4 | 3 . . 0 |
|  |  |  | $\begin{array}{\|l\|} \hline \text { Slave station no } \\ \hline \text { DT9135/DT90135 } \\ \hline \end{array}$ | 32. . 292 | $28 . .25$ | $24 . .21$ | 20.. 17 |
|  |  |  |  |  |  |  |  |
|  |  |  | 1: Error slave station 0 : Normal slave station |  |  |  |  |



## Notes

- (*1): Used by the system.
- (*2): When system register 46 = K0, First: PC link 0, second: PC link 1 When system register 46 = K1, First: PC link 1, second: PC link 0

| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| $\begin{aligned} & \text { DT9148 } \\ & \text { (* Note 1) } \end{aligned}$ | $\begin{aligned} & \hline \text { DT90148 } \\ & \text { (* Note 1) } \end{aligned}$ | MEWNET-W/-P PClink status [PC link 1(W/P)] (* Note 2) | The number of times the receiving operation is performed (counted using ring counter). |
| $\begin{array}{\|l\|l\|} \hline \text { DT9149 } \\ \text { (* Note 1) } \end{array}$ | $\begin{aligned} & \text { DT90149 } \\ & \text { (* Note 1) } \end{aligned}$ |  | The current interval between two receiving operations: value in the register $\times 2.5 \mathrm{~ms}$ |
| $\begin{array}{\|l\|l\|} \hline \text { DT9150 } \\ \text { (* Note 1) } \end{array}$ | DT90150 <br> (* Note 1) |  | The minimum interval between two receiving operations: value in the register $\times 2.5 \mathrm{~ms}$ |
| DT9151 <br> (* Note 1) | DT90151 <br> (* Note 1) |  | The maximum interval between two receiving operations: value in the register $\times 2.5 \mathrm{~ms}$ |
| DT9152 <br> (* Note 1) | DT90152 <br> (* Note 1) |  | The number of times the sending operation is performed (counted using ring counter). |
| $\begin{array}{\|l\|l} \hline \text { DT9153 } \\ \text { (* Note 1) } \end{array}$ | $\begin{aligned} & \text { DT90153 } \\ & \text { (* Note 1) } \end{aligned}$ |  | The current interval between two sending operations: value in the register $\times 2.5 \mathrm{~ms}$ |
| DT9154 <br> (* Note 1) | DT90154 <br> (* Note 1) |  | The minimum interval between two sending operations: value in the register $\times 2.5 \mathrm{~ms}$ |
| $\begin{array}{\|l\|} \hline \text { DT9155 } \\ \text { (* Note 1) } \end{array}$ | $\begin{aligned} & \hline \text { DT90155 } \\ & \text { (* Note 1) } \end{aligned}$ |  | The maximum interval between two sending operations: value in the register $\times 2.5 \mathrm{~ms}$ |
| DT9156 | DT90156 | MEWNET-W/-P PC link status [PC link 0 (W/P)] (* Note 2) | Area used for measurement of receiving interval. |
| DT9157 | DT90157 |  | Area used for measurement of sending interval. |
| DT9158 | DT90158 | MEWNET-W/-P PC link status [PC link 1 (W/P)] (* Note 2) | Area used for measurement of receiving interval. |
| DT9159 | DT90159 |  | Area used for measurement of sending interval. |
| DT9160 | DT90160 | Link unit No. [W/P link 1] | Stores the unit No. of link 1 |
| DT9161 | DT90161 | Error flag [W/P link 1] | Stores the error flag of link 1 |
| DT9162 | DT90162 | Link unit No. [W/P link 2] | Stores the unit No. of link 2 |
| DT9163 | DT90163 | Error flag [W/P link 2] | Stores the error flag of link 2 |
| DT9164 | DT90164 | Link unit No. [W/P link 3] | Stores the unit No. of link 3 |
| DT9165 | DT90165 | Error flag [W/P link 3] | Stores the error flag of link 3 |
| DT9166 | DT90166 | - | Not used |
| DT9167 | DT90167 | $\square$ | Not used |
| DT9168 | DT90168 | $\longrightarrow$ | Not used |
| DT9169 | DT90169 | - | Not used |

## Notes

- (*1): Used by the system.
- (*2): When system register $46=K 0$, First: PC link 0 , second: PC link 1 When system register $46=\mathrm{K} 1$, First: PC link 1, second: PC link 0

| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| DT9170 | DT90170 | MEWNET-W/-P link status [W/P link 1] | Station number, where the send area address for the PC link is overlapped with this station, is stored here. |
| DT9171 | DT90171 |  | Test result in the optical transmission path test mode for MEWNET-P link system is stored here. |
| DT9172 | DT90172 |  | Counts how many times a token is lost. |
| DT9173 | DT90173 |  | Counts how many times two or more tokens are detected. |
| DT9174 | DT90174 |  | Counts how many times a signal is lost. |
| DT9175 | DT90175 |  | Counts how many times a synchronous abnormality is detected. |
| DT9176 | DT90176 |  | Send NACK |
| DT9177 | DT90177 |  | Send NACK |
| DT9178 | DT90178 |  | Send WACK |
| DT9179 | DT90179 |  | Send WACK |
| DT9180 | DT90180 |  | Send answer |
| DT9181 | DT90181 |  | Send answer |
| DT9182 | DT90182 |  | Unidentified command |
| DT9183 | DT90183 |  | Counts how many times a parity error is detected. |
| DT9184 | DT90184 |  | Counts how many times an end code error is detected. |
| DT9185 | DT90185 |  | Format error |
| DT9186 | DT90186 |  | Not support error |
| DT9187 | DT90187 |  | Self-diagnostic result |
| DT9188 | DT90188 |  | Counts how many times loop change is detected. |
| DT9189 | DT90189 |  | Counts how many times link error is detected. |
| DT9190 | DT90190 |  | Counts how many times main loop break is detected. |
| DT9191 | DT90191 |  | Counts how many times sub loop break is detected. |
| DT9192 | DT90192 |  | Loop reconstructing condition |
| DT9193 | DT90193 |  | Loop operation mode |
| DT9194 | DT90194 |  | Loop input status |
| DT9195 | DT90195 | MEWNET-H link status/link unit number in the H link 1 position | The link status for the MEWNET-H link unit is monitored as: <br> Higher 8 bits <br> Lower 8 bits |
|  |  |  | DT9195/DT90195 |
|  |  |  | Link status for <br> system use$\underbrace{}_{$ Unit number of  <br>  the network $}$ |
| DT9196 | DT90196 | MEWNET-H link status/link unit number in the H link 2 position | The link status for the MEWNET-H link unit is monitored as: |
|  |  |  | DT9196/DT90196 |
|  |  |  | Link status for <br> system use Unit number of <br> the network |



| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| DT9230 | DT90230 | MEWNET-W/-P link status [W/P link 3] | Station number, where the send area address for the PC link is overlapped with this station, is stored here. |
| DT9231 | DT90231 |  | Test result in the optical transmission path test mode for MEWNET-P link system is stored here. |
| DT9232 | DT90232 |  | Counts how many times a token is lost. |
| DT9233 | DT90233 |  | Counts how many times two or more tokens are detected. |
| DT9234 | DT90234 |  | Counts how many times a signal is lost. |
| DT9235 | DT90235 |  | Counts how many times a synchronous abnormality is detected. |
| DT9236 | DT90236 |  | Send NACK |
| DT9237 | DT90237 |  | Send NACK |
| DT9238 | DT90238 |  | Send WACK |
| DT9239 | DT90239 |  | Send WACK |
| DT9240 | DT90240 |  | Send answer |
| DT9241 | DT90241 |  | Send answer |
| DT9242 | DT90242 |  | Unidentified command |
| DT9243 | DT90243 |  | Counts how many times a parity error is detected. |
| DT9244 | DT90244 |  | Counts how many times an end code error is detected. |
| DT9245 | DT90245 |  | Format error |
| DT9246 | DT90246 |  | Not support error |
| DT9247 | DT90247 |  | Self-diagnostic result |
| DT9248 | DT90248 |  | Counts how many times loop change is detected. |
| DT9249 | DT90249 |  | Counts how many times link error is detected. |
| DT9250 | DT90250 |  | Counts how many times main loop break is detected. |
| DT9251 | DT90251 |  | Counts how many times sub loop break is detected. |
| DT9252 | DT90252 |  | Loop reconstructing condition |
| DT9253 | DT90253 |  | Loop operation mode |
| DT9254 | DT90254 |  | Loop input status |
| DT9255 (Not used) | DT90255 | Monitoring TOOL port station number (Available PLC: FP10SH) | Station number (range: H1 to H32) set for FP10SH TOOL (RS232C) port is stored here in the BCD expression. |
| $\begin{array}{\|l} \hline \text { DT9256 } \\ \text { (Not used) } \end{array}$ | DT90256 | Monitoring COM port station number (Available PLC: FP10SH) | Station number (range: H1 to H32) set for FP10SH COM (RS232C) port is stored here in the BCD expression. |
| $\begin{array}{\|l} \hline \text { DT9257 } \\ \text { (Not used) } \end{array}$ | DT90257 | Operation error program number (hold) (Available PLC: FP10SH) | An operation error program block number is stored here when an operation error is detected. <br> Program block number <br> - H1: In the first program block <br> - H2: In the 2nd program block |


| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| $\begin{array}{\|l\|} \hline \text { DT9258 } \\ \text { (Not used) } \end{array}$ | DT90258 | $\begin{aligned} & \hline \text { Operation error } \\ & \text { program number } \\ & \text { (non-hold) } \\ & \text { (Available PLC: } \\ & \text { FP10SH) } \end{aligned}$ | The program block number for the latest operation error is stored here each time an operation error is detected. <br> Program block number <br> - H1: In the first program block <br> - H2: In the 2nd program block |
| $\begin{array}{\|l} \hline \text { DT9259 } \\ \text { (Not used) } \end{array}$ | DT90259 | Break occurrence program number (Available PLC: FP10SH) | The program block number where the BRK instruction occurred is stored here. <br> Program block number <br> - H1: In the first program block <br> - H2: In the 2nd program block |
| $\begin{array}{\|l\|} \hline \text { DT9260 } \\ \text { (Not used) } \end{array}$ | DT90260 | $\begin{aligned} & \text { Type of IC memory } \\ & \text { card installed } \\ & \text { (Available PLC: } \\ & \text { FP10SH) } \end{aligned}$ | Type of IC memory card is monitored here as: <br> - H5: Flash-EEPROM type IC memory card <br> - H6: SRAM type IC memory card <br> - H506: Flash-EEPROM/SRAM mixed type IC memory card <br> - H6: No archival information is stored <br> - H6: No data is written <br> - Other than above: Erroneous condition <br> (* Error code E56) |
| $\begin{array}{\|l} \hline \text { DT9261 } \\ \text { (Not used) } \end{array}$ | DT90261 | Capacity of IC memory card 1 <br> (Available PLC: <br> FP10SH) | The capacity of IC memory card is stored in units of KB. If Flash-EEPROM/SRAM mixed type IC memory card is used, SRAM capacity is stored. |
| $\begin{array}{\|l\|} \hline \text { DT9262 } \\ \text { (Not used) } \end{array}$ | DT90262 | Capacity of IC memory card 2 <br> (Available PLC: <br> FP10SH) | The capacity of IC memory card is stored in units of KB. If Flash-EEPROM/SRAM mixed type IC memory card is used, flash-EEPROM capacity is stored. |
| DT9263 | DT90263 | - | Not used |
| DT9264 | DT90264 | - | Not used |
| $\begin{array}{\|l} \hline \text { DT9265 } \\ \text { (Not used) } \end{array}$ | DT90265 | FP10SH free compile memory capacity (Available PLC: FP10SH) | Free capacity of FP10SH compile memory is stored here. If 120 k steps memory expansion is used, the capacity of the 1st program block number is stored. |
| $\begin{array}{\|l\|} \hline \text { DT9266 } \\ \text { (Not used) } \end{array}$ | DT90266 | FP10SH free compile memory capacity for program block 2 (Available PLC: FP10SH) | Free capacity of FP10SH program block 2 compile memory is stored here. |
| $\begin{array}{\|l\|} \hline \text { DT9267 } \\ \text { (Not used) } \end{array}$ | $\begin{aligned} & \text { DT90267 } \\ & \text { (Not used) } \end{aligned}$ | - | Not used |
| $\begin{array}{\|l\|} \hline \text { DT9268 } \\ \text { (Not used) } \end{array}$ | DT90268 | Index register bank (current value) (Available PLC: FP10SH) | The current value of index register bank is stored here. |
| $\begin{array}{\|l\|} \hline \text { DT9269 } \\ \text { (Not used) } \end{array}$ | DT90269 | Index register bank (shelter number) (Available PLC: FP10SH) | The shelter number of index register bank is stored here. |


| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| $\begin{array}{\|l\|} \hline \begin{array}{l} \text { DT9399 } \\ \text { (Not used) } \end{array} \\ \hline \end{array}$ | $\begin{aligned} & \hline \begin{array}{l} \text { DT90399 } \\ \text { (Not used) } \end{array} \end{aligned}$ |  | Not used |
| $\begin{array}{\|l} \hline \text { DT9400 } \\ \text { (Not used) } \end{array}$ | DT90400 | Number of the error alarm relay which went ON (Available PLC: FP10SH) | The total of the error alarm relay which went ON is stored here. (Max. 500) <br> To reset all data in the error alarm buffer, use an RST instruction and DT90400. |
| DT9401 (Not used) | DT90401 | First error alarm relay which went ON (Available PLC: FP10SH) | The first error alarm relay number which went ON is stored. <br> The error has been reset by executing a RST instruction. <br> Example 1: Using RST instruction <br> Example 2: Using RST instruction and DT90401 |
| $\begin{aligned} & \hline \text { DT9402 } \\ & \text { (Not used) } \end{aligned}$ | DT90402 | Second error alarm relay which went ON (Available PLC: FP10SH) | The error alarm relay number which went ON is stored. <br> To reset the specified error alarm relay, ues an RST instruction. |
| $\begin{array}{\|l\|} \hline \text { DT9403 } \\ \text { (Not used) } \end{array}$ | DT90403 | Third error alarm relay which went ON (Available PLC: FP10SH) |  |
| $\begin{aligned} & \hline \text { DT9404 } \\ & \text { (Not used) } \end{aligned}$ | DT90404 | Fourth error alarm relay which went ON (Available PLC: FP10SH) |  |
| $\begin{array}{\|l\|} \hline \text { DT9405 } \\ \text { (Not used) } \end{array}$ | DT90405 | Fifth error alarm relay which went ON (Available PLC: FP10SH) |  |
| $\begin{aligned} & \hline \text { DT9406 } \\ & \text { (Not used) } \end{aligned}$ | DT90406 | Sixth error alarm relay which went ON (Available PLC: FP10SH) |  |
| $\begin{array}{\|l} \hline \text { DT9407 } \\ \text { (Not used) } \end{array}$ | DT90407 | Seventh error alarm relay which went ON (Available PLC: FP10SH) |  |


| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| $\begin{aligned} & \hline \begin{array}{l} \text { DT9408 } \\ \text { (Not used) } \end{array} \end{aligned}$ | DT90408 | Eighth error alarm relay which went ON (Available PLC: FP10SH) | The error alarm relay number which went ON is stored. <br> To reset the specified error alarm relay, ues an RST instruction. |
| DT9409 (Not used) | DT90409 | Ninth error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9410 (Not used) | DT90410 | ```Tenth error alarm relay which went ON (Available PLC: FP10SH)``` |  |
| DT9411 (Not used) | DT90411 | Eleventh error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9412 (Not used) | DT90412 | Twelfth error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9413 (Not used) | DT90413 | Thirteenth error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9414 (Not used) | DT90414 | Fourteenth error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9415 (Not used) | DT90415 | Fifteenth error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9416 (Not used) | DT90416 | Sixteenth error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9417 <br> (Not used) | DT90417 | Seventeenth error alarm relay which went ON <br> (Available PLC: <br> FP10SH) |  |
| DT9418 <br> (Not used) | DT90418 | Eighteenth error alarm relay which went ON (Available PLC: FP10SH) |  |
| DT9419 (Not used) | DT90419 | Nineteenth error alarm relay which went ON (Available PLC: FP10SH) |  |


| Address |  | Name | Description |
| :---: | :---: | :---: | :---: |
| FP3 | FP10SH |  |  |
| $\begin{array}{\|l\|} \hline \text { DT9420 } \\ \text { (Not used) } \end{array}$ | DT90420 | Time at which the first error alarm relay (DT90401) went ON (for minute and second data) (Available PLC: FP10SH) | The minute and second data at which the first error alarm relay in DT90401 went ON is stored. |
| DT9421 (Not used) | DT90421 | Time at which the first error alarm relay (DT90401) went ON (for day and hour data) (Available PLC: FP10SH) | The day and hour data at which the first error alarm relay in DT90401 went ON is stored. |
| DT9422 (Not used) | DT90422 | Time at which the first error alarm relay (DT90401) went ON (for year and month data) <br> (Available PLC: FP10SH) | The year and month data at which the first error alarm relay in DT90401 went ON is stored. |

## Appendix F

## Table of Error Codes

F. 1 Confirmation of Error When the Error LEDTurns ON

$$
F-3
$$

F.1.1 Confirmation Method ..... F-3
F.1.2 Self-Diagnostic Error ..... F-3
F.1.3 Syntax Check Error ..... F-4
F. 2 Table of Syntax Check Error ..... F-5
F. 3 Table of Self-Diagnostic Error ..... F-7
F. 4 Table of Communication Check Error ..... $F-13$

## F. 1 Confirmation of Error When the Error LED Turns ON

When the "ERROR LED" on the CPU turns ON, a self-diagnostic error or syntax check error has occurred. Confirm the contents of the error and take the appropriate steps.

## F.1.1 Confirmation Method

Procedure:

1. Use the programming tool to call up the error code.

- Using NPST-GR software:

By executing the "STATUS DISPLAY", the error code and content of error are displayed.

- Using FP programmer II Ver. 2

With the syntax check error, the error code and message is displayed by simply connecting the unit.
With the self-diagnostic error, press the following keys.


Then the self-diagnostic error code will be displayed.
2. Check the error contents in the table of error codes of sections F. 2 to F. 4 using the error code ascertained above.

## F.1.2 Self-Diagnostic Error

This error occurs when the CPU's self-diagnostic function detects the occurrence of an abnormality in the system. The self-diagnostic function monitors the watching dog timer, memory abnormal detection, I/O abnormal detection, and other devices.

## When a self-diagnostic error occurs

$\Delta$ The CPU's ERROR LED turns ON.
$\Delta$ The operation of the CPU might stop depending on the content of error and the system register setting.
$\Delta$ The error codes will be stored in the special data register DT9000 for FP3 and DT90000 for FP10SH.

## Clearing the self-diagnostic error

$\Delta$ Using NPST-GR software:
At the "STATUS DISPLAY", press the <F3> (error clear) key.
Error codes 43 and higher can be cleared.
$\Delta$ Using FP programmer II Ver.2:
Press the keys as shown below. Error codes 43 and higher can be cleared.

$\Delta$ You can use the initialize/test switch of CPU to clear an error. However, this will also clear the contents of operation memory.
$\Delta$ Errors can also be cleared by turning OFF and ON the power while in the PROG. mode. However, the contents of operation memory, not stored with the hold type data, will also be cleared.
$\Delta$ The error can also be cleared depending on the self-diagnostic error set instruction F148 (ERR).

## Steps to take for self-diagnostic error

The steps to be taken will differ depending on the error contents. For more details, use the error code obtained above and consult the table of self-diagnostic error codes (* section F.3).

## F.1.3 Syntax Check Error

This is an error detected by the total check function when there is a syntax error or incorrect setting written in the program. When the mode selector of CPU is switched to the RUN mode, the total check function automatically activates and eliminates the possibility of incorrect operation from syntax errors in the program.
When a syntax check error is detected
ERROR LED turns ON.
Operation will not begin even after switching to the RUN mode.

## Clearing a syntax check error

By changing to the PROG. mode, the error will clear and the ERROR LED will turn OFF.

## Steps to take for syntax error

Change to the PROG. mode, and then execute the total check function while online mode with the programming tool connected. This will call up the content of error and the address where the error occurred.
Correct the program while referring to the content of error.

## F. 2 Table of Syntax Check Error

| Error code | Name of error | Operation status | Description and steps to take |
| :---: | :---: | :---: | :---: |
| E1 | Syntax error | Stops | A program with a syntax error has been written. Change to PROG. mode and correct the error. |
| $\begin{array}{\|l\|} \hline \text { E2 } \\ \text { (* Note) } \end{array}$ | Duplicated output error | Stops | Two or more OT(Out) instructions and KP(Keep) instructions are programmed using the same relay. <br> Change to PROG. mode and correct the program so that one relay is not used for two or more OT instructions and KP instructions. Or, set the duplicated output to "enable (K1)" in system register 20. (* sections B. 3 and B.4) |
| E3 | Not paired error | Stops | For instructions which must be used in a pair such as jump (JP and LBL), one instruction is either missing or in an incorrect position. <br> Change to PROG. mode and enter the two instructions which must be used in a pair in the correct positions. |
| E4 | Parameter mismatch error | Stops | An instruction has been written which does not agree with system register settings. For example, the number setting in a program does not agree with the timer/counter range setting. <br> Change to PROG. mode, check the system register settings, and change so that the settings and the instruction agree. |
| $\begin{aligned} & \hline \text { E5 } \\ & \text { (* Note) } \end{aligned}$ | Program area error | Stops | An instruction which must be written to a specific area (main program area or subprogram area) has been written to a different area (for example, a subroutine SUB to RET is placed before an ED instruction). <br> Change to PROG. mode and enter the instruction into the correct area. |
| E6 | Compile memory full error (Available PLC: FP10SH) | Stops | The program stored in the FP10SH is too large to compile in the program memory. <br> Change to PROG. mode and reduce the total number of steps for the program. |

Note
This error is also detected if you attempt to execute a rewrite containing a syntax error during RUN. In this case, nothing will be written to the CPU and operation will continue.
F. 2 Table of Syntax Check Error

| Error <br> code | Name of error | Operation <br> status | Description and steps to take |
| :--- | :--- | :--- | :--- |
| E7 | High-level <br> instruction <br> type error | Stops | In the program, high-level instructions, which <br> execute in every scan and at the leading edge of <br> the trigger, are programmed to be triggered by <br> one contact [e.g., F0 (MV) and P0 (PMV) are <br> programmed using the same trigger continuously]. <br> Correct the program so that the high-level <br> instructions executed in every scan and only <br> at the leading edge are triggered separately. |
| E8 | High-level <br> instruction <br> operand error | Stops | There is an incorrect operand in an instruction <br> which requires a specific combination operands <br> (for example, the operands must all be of a certain <br> type). <br> Enter the correct combination of operands. |
| E9 | No program <br> error <br> (Available <br> PLC: FP10SH) | Stops | Program may be damaged. <br> Try to send the program again using <br> NPST-GR. |
| E10 | Rewrite <br> during RUN <br> syntax error | Continues | When inputting with the ladder symbol mode of <br> NPST-GR, a deletion, addition or change of order <br> of an instruction (ED, LBL, SUB, RET, INT, IRET, <br> SSTP, and STPE) that cannot perform a rewrite <br> during RUN is being attempted. Nothing is written <br> to the CPU. |

## F. 3 Table of Self-Diagnostic Error

| Error code | Name of error | Operation status | Description and steps to take |
| :---: | :---: | :---: | :---: |
| E20 | CPU error | Stops | Probably a hardware abnormality. Please contact your dealer. |
| E21 E22 E23 E24 E25 | RAM error | Stops | Probably an abnormality in the internal RAM. Please contact your dealer. |
| E26 | User's ROM error | Stops | ROM is not installed. <br> There may be a problem with the installed ROM. <br> - ROM contents are damaged <br> - Program size stored on the ROM is larger than the capacity of the ROM <br> Check the contents of the ROM |
| E27 | Intelligent unit installation error | Stops | Intelligent units installed exceed the limitations (i.e., 4 or more link units) <br> Turn OFF the power and re-configure intelligent units referring to the hardware manual. |
| E28 | System register error | Stops | Probably an abnormality in the system register. Check the system register setting or initialize the system registers. |
| E29 | System bus time out error (Available PLC: FP3) | Stops | Please contact your dealer. |
| E30 | Interrupt error $0$ | Stops | Probably a hardware abnormality. Please contact your dealer. |
| E31 | Interrupt error 1 | Stops | An interrupt occurred without an interrupt request. A hardware problem or error due to noise is possible. <br> Turn OFF the power and check the noise conditions. |
| E32 | Interrupt error 2 | Stops | An interrupt occurred without an interrupt request. A hardware problem or error due to noise is possible. <br> Turn OFF the power and check the noise conditions. <br> There is no interrupt program for an interrupt which occurred. <br> Check the number of the interrupt program and change it to agree with the interrupt request. |

F. 3 Table of Self-Diagnostic Error

| Error code | Name of error | Operation status | Description and steps to take |
| :---: | :---: | :---: | :---: |
| E33 | Multi-CPU data unmatch error (CPU2 only) | CPU2 stops | Occurs when a FP3 or FP10SH is used as CPU2 for a multi-CPU system. <br> Please contact your dealer. |
| E34 | I/O status error | Stops | An abnormal unit is installed. <br> Check the contents of special data register (FP3: DT9036, FP10SH: DT90036) and locate the abnormal unit. <br> Then turn OFF the power and replace the unit with a new one. |
| E35 | MEWNET-F (remote I/O) slave illegal unit error | Stops | A unit, which cannot be installed on the slave station of the MEWNET-F link system, is installed on the slave station. <br> Remove the illegal unit from the slave station. |
| E36 | MEWNET-F limitation error | Stops | The number of slots or I/O points used for MEWNET-F exceeds the limitation. <br> Re-configure the system so that the number of slots and I/O points is within the specified range. |
| E37 | MEWNET-F I/O mapping error | Stops | I/O overlap or I/O setting that is over the range is detected in the allocated I/O and MEWNET-F I/O map. <br> Re-configure the I/O map correctly. |
| E38 | MEWNET-F slave I/O mapping error | Stops | I/O mapping for MEWNET-F I/O terminal boards, remote I/O terminal units and I/O link unit is not correct. <br> Re-configure the I/O map for slave stations according to the I/O points of the slave stations. |
| E39 | IC memory card read error (Available PLC: FP10SH) | Stops | When reading in the program from the IC memory card (due to automatic reading because of the dip switch 3 setting or program switching due to F14 (PGRD) instruction ): <br> - IC memory card is not installed. <br> - There is no program file or it is damaged. <br> - Writing is disabled. <br> - There is an abnormality in the AUTOEXEC.SPG file. <br> - Program size stored on the card is larger than the capacity of the unit. <br> Install a IC memory card that has the program properly recorded and execute the read once again. |


| Error code | Name of error | Operation status | Description and steps to take |
| :---: | :---: | :---: | :---: |
| E40 | MEWNET-TR communication error | Selectable (using system register 21) | Erroneous MEWNET-TR master unit is detected. <br> Check the contents of special data registers (FP3: DT9002 and DT9003, FP10SH: DT90002 and DT90003) and locate the output unit with blown fuse or the erroneous MEWNET-TR master unit. Then replace the fuse or check the unit. <br> Selection of operation status using system register 21: <br> - to continue execution, set K1 (CONT) <br> - to stop execution, set K0 (STOP) |
| E41 | Intelligent unit error | Selectable (using system register 22) | An abnormality in an intelligent unit. <br> Check the contents of special data registers (FP3: DT9006 and DT9007, FP10SH: DT90006 and DT90007) and locate the abnormal intelligent unit. Then check the unit referring to its manual. <br> Selection of operation status using system register 22: <br> - to continue execution, set K1 (CONT) <br> - to stop execution, set K0 (STOP) |
| E42 | I/O unit verify error | Selectable (using system register 23) | I/O unit wiring condition has changed compared to that at time of power-up. <br> Check the contents of special data registers (FP3: DT9010 and DT9011, FP10SH: DT90010 and DT90011) and locate the erroneous unit. Then check the unit and correct the wiring. <br> Selection of operation status using system register 23: <br> - to continue execution, set K1 (CONT) <br> - to stop execution, set K0 (STOP) |
| E43 | System watching dog timer error (Available PLC: FP10SH) | Selectable (using system register 24) | Scan time required for program execution exceeds the setting of the system watching dog timer. <br> Check the program and modify it so that FP10SH can execute a scan within the specified time. <br> Selection of operation status using system register 24: <br> - to continue execution, set K1 (CONT) <br> - to stop execution, set K0 (STOP) |

F. 3 Table of Self-Diagnostic Error

| Error <br> code | Name of error | Operation <br> status | Description and steps to take <br> E45 <br> Oproration |
| :--- | :--- | :--- | :--- |
|  | Selectable <br> (using <br> system <br> register 26) | Operation became impossible when a high-level <br> instruction was executed. <br> Check the contents of special data registers <br> (FP3: DT9017 and DT9018, FP10SH: DT90017 <br> and DT90018) to find the program address <br> where the operation error occurred. Then <br> correct the program referring to the description <br> of the instruction. <br> Refer to the programming manual. |  |
|  | MEWNET-F <br> communica- <br> tion error | Selectable <br> (using <br> system <br> register 27) | Selection of operation status using <br> system register 26: |
|  |  | A communication abnormally was caused by a <br> transmission cable or during the power-down of a <br> slave station. <br> Check the contents of special data registers <br> (FP3: DT9131 to DT9137, FP10SH: DT90131 to <br> DT90137) and locate the abnormal slave <br> station. <br> The recover the slave condition referring to the <br> MEWNET-F (REMOTE I/O) SYSTEM manual. |  |


| Error code | Name of error | Operation status | Description and steps to take |
| :---: | :---: | :---: | :---: |
| E50 | Backup battery error (The BATT. LED turns ON.) | Continues | The voltage of the backup battery lowered or the backup battery of CPU is not installed. <br> Check the installation of the backup battery and then replace battery if necessary. <br> By setting the system register 4 in K0 (NO), you can disregard this error. However, the BATT. LED turns ON. |
| E51 | MEWNET-F terminal station error | Continues | Terminal station settings were not properly performed. <br> Check stations at both ends of the communication path, and set them in the terminal station using the dip switches. |
| E52 | MEWNET-F I/O update synchronous error | Continues | Set the INITIALIZE/TEST selector to the INITIALIZE position while keeping the mode selector in the RUN position. If the same error occurs after this, please contact your dealer. |
| E53 | Multi-CPU registration error (CPU2 only) | Continues | Abnormality was detected when the multi-CPU system was used. <br> Please contact your dealer. |
| E54 | IC memory card backup battery error (The BATT. LED does not turn ON) (Available PLC: FP10SH) | Continues | The contents of the IC memory card cannot be guaranteed since the voltage of the backup battery for the FP10SH IC memory card lowered. <br> Replace the backup battery of the FP10SH IC memory card. <br> By setting the system register 4 in K0 (NO), you can disregard this error. |
| E55 | IC memory card backup battery error (The BATT. LED does not turn ON) (Available PLC: FP10SH) | Continues | The voltage of the backup battery for FP10SH IC memory card lowers. <br> Replace the backup battery of the FP10SH IC memory card. <br> By setting the system register 4 in K0 (NO), you can disregard this error. |
| E56 | Incompatible IC memory card error (Available PLC: FP10SH) | Continues | The IC memory card installed is not compatible with FP10SH. <br> Replace the IC memory card compatible with FP10SH. |
| E68 | Rewrite during RUN error | Continues | When inputting with the boolean ladder mode, editing of an instruction (ED, SUB, RET, INT, IRET, SSTP, and STPE) that cannot perform a rewrite during RUN is being attempted. Nothing is written to the CPU. |

F. 3 Table of Self-Diagnostic Error

| Error <br> code | Name of error | Operation <br> status | Description and steps to take |
| :--- | :--- | :--- | :--- |
| E100 | Self- <br> diagnostic <br> to <br> E199 | error set by <br> ery |  |
| E200 <br> to <br> E299 | F148 (ERR)/ <br> P148 (PERR) <br> instruction | Continues | The self-diagnostic error specified by the F148 <br> (ERR)/P148 (PERR) instruction is occurred. <br> Take steps to clear the error condition <br> according to the specification you chose. |

## F. 4 Table of Communication Check Error

| Error <br> code | Name of error | Operation <br> status | Description and steps to take |
| :--- | :--- | :--- | :--- |
| E63 | Programmable <br> controller <br> error mode | Stops | Transfer was attempted in the RUN mode. <br> Switch the mode and execute once again. |
| E64 | No ROM/RAM <br> error | Stops | An abnormality occurred when loading RAM to <br> ROM. There may be a problem with the ROM or <br> IC memory card. <br> - When loading, the specified contents exceeded <br> the capacity (256 KB). <br> - Write error occurs. <br> - ROM or IC memory card is not installed. <br> - ROM or IC memory card does not conform to <br> specifications. <br> Check the contents of the ROM or IC memory <br> card. |
| E65 | Protect error | Stops | Transfer was attempted during ROM operation or <br> when the protect switch was ON. <br> Switch the mode and execute once again. |

## F. 4 Table of Communication Check Error

## Appendix G

## Table of Instructions

G. 1 Table of Basic Instructions . .................. G - 3
G. 2 Table of High-Level Instructions ........... G-17

## G. 1 Table of Basic Instructions

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| Basic sequence instructions |  |  |  |  |  |  |
| Start | ST |  | Begins a logic operation with a Form A (normally open) contact. | $\begin{gathered} 1(2) \\ \text { (* Note 1) } \end{gathered}$ | A | A |
| Start not | ST/ | $\mid \xrightarrow{\mathrm{X}, \mathrm{Y}, \mathrm{R}, \mathrm{T}, \mathrm{C}, \mathrm{L}, \mathrm{P}, \mathrm{E},}$ | Begins a logic operation with a Form B (normally closed) contact. | $\begin{gathered} 1(2) \\ (* \text { Note 1) } \end{gathered}$ | A | A |
| Out | OT | $\stackrel{Y, R, L, E}{[ }]$ | Outputs the operated result to the specified output. | $\begin{gathered} 1(2) \\ \text { (* Note 1) } \end{gathered}$ | A | A |
| Not | / | - | Inverts the operated result up to this instruction. | 1 | A | A |
| AND | AN | $\xrightarrow{\text { X,Y,R,T, }, ~ ¢, L, P, \mathrm{E}}$ | Connects a Form A (normally open) contact serially. | $\begin{gathered} 1(2) \\ (* \text { Note } 1) \end{gathered}$ | A | A |
| AND not | AN/ | $\xrightarrow{\text { X,Y,R,T,C,L,P,E }}$ | Connects a Form B (normally closed) contact serially. | $\begin{gathered} 1(2) \\ (* \text { Note 1) } \end{gathered}$ | A | A |
| OR | OR | $\xrightarrow[X, Y, \mathrm{R}, \mathrm{~T}, \mathrm{C}, \mathrm{~L}, \mathrm{P}, \mathrm{P}, \mathrm{~S}]{ }$ | Connects a Form A (normally open) contact in parallel. | $\begin{gathered} 1(2) \\ (* \text { Note 1) } \end{gathered}$ | A | A |
| OR not | OR/ | $\xrightarrow{\mathrm{X}, \mathrm{Y}, \mathrm{R}, \mathrm{~T}, \mathrm{C}, \mathrm{~L}, \mathrm{P}, \mathrm{E}}$ | Connects a Form B (normally closed) contact in parallel. | $\begin{gathered} 1(2) \\ (* \text { Note 1) } \end{gathered}$ | A | A |
| Leading edge start | ST $\uparrow$ | $\stackrel{\text { x,Y,R,T,C,L,P,E }}{\\| \uparrow \underbrace{\prime}}$ | Begins a logic operation only for one scan when the leading edge of the trigger is detected. | 2 | N/A | $\stackrel{\text { A }}{(* \text { Note 2) }}$ |
| Trailing edge start | ST $\downarrow$ | $\stackrel{\mathrm{X}, \mathrm{Y}, \mathrm{R}, \mathrm{~T}, \mathrm{C}, \mathrm{~L}, \mathrm{P}, \mathrm{E}}{ }$ | Begins a logic operation only for one scan when the trailing edge of the trigger is detected. | 2 | N/A | $\begin{array}{\|c} \text { A } \\ \text { (* Note 2) } \end{array}$ |

1 Notes

- A: Available, N/A: Not available
- (*1): In the FP10SH, when using X1280, Y1280, R1120, L1280, T256, C256 or anything beyond for the ST, ST/, OT, AN, AN/, OR and OR/ instructions, the number of steps is shown in parentheses. Also, in the FP10SH, when a relay number has an index modifier, the number of steps is shown in parentheses.
- (*2): This instruction should be input using NPST-GR Ver.4.0 or later.

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| Leading edge AND | AN $\uparrow$ |  | Connects a Form A (normally open) contact serially only for one scan when the leading edge of the trigger is detected. | 2 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| Trailing edge AND | AN $\downarrow$ | $\xrightarrow{\mathrm{X}, \mathrm{Y}, \mathrm{R}, \mathrm{T}, \mathrm{C}, \mathrm{L}, \mathrm{P}, \mathrm{E}}$ | Connects a Form A (normally open) contact serially only for one scan when the trailing edge of the trigger is detected. | 2 | N/A | A (* Note 1) |
| Leading edge OR | OR $\uparrow$ | $\underset{\substack{\text { X,Y,R,T,C,L,P,E,E } \\\|\uparrow\|}}{ }$ | Connects a Form A (normally open) contact in parallel only for one scan when the leading edge of the trigger is detected. | 2 | N/A | $\stackrel{\text { A }}{(* \text { Note 1) }}$ |
| Trailing edge OR | OR $\downarrow$ | $\underset{X, Y, R, T, C, L, P, E}{ }$ | Connects a Form A (normally open) contact in parallel only for one scan when the trailing edge of the trigger is detected. | 2 | N/A | A (* Note 1) |
| Leading edge out | OT $\uparrow$ | $\underbrace{\mathrm{P}}_{[\uparrow} \downarrow-$ | Outputs the operated result to the specified output only for one scan when leading edge of the trigger is detected. (for pulse relay) | 2 | N/A | $\frac{\text { A }}{(* \text { Note } 1)}$ |
| Trailing edge out | OT $\downarrow$ | $\stackrel{\mathrm{P}}{[\downarrow]}$ | Outputs the operated result to the specified output only for one scan when trailing edge of the trigger is detected. (for pulse relay) | 2 | N/A |  |
| Alternative out | ALT | $\xlongequal[\langle\mathrm{A},]{\mathrm{Y}, \mathrm{R}, \mathrm{~L}, \mathrm{E}} \mid$ | Inverts the output condition (ON/OFF) each time the leading edge of the trigger is detected. | 3 | N/A | A <br> (* Note 1) |
| AND stack | ANS | $H \vdash \vdash$ $H \longmapsto \vdash$ | Connects the multiple instruction blocks serially. | 1 | A | A |
| OR stack | ORS | $\begin{aligned} & H \longmapsto \longmapsto \\ & -\longmapsto \longmapsto \end{aligned}$ | Connects the multiple instruction blocks in parallel. | 1 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): This instruction should be input using NPST-GR Ver.4.0 or later.
G. 1 Table of Basic Instructions

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| Push stack | PSHS | $\vdash \vdash$ | Stores the operated result up to this instruction. | 1 | A | A |
| Read stack | RDS | $\vdash$ | Reads the operated result stored by the PSHS instruction. | 1 | A | A |
| Pop stack | POPS | $\vdash$ | Reads and clears the operated result stored by the PSHS instruction. | 1 | A | A |
| Leading edge differential | DF | - DF ) | Turns ON the contact for only one scan when the leading edge of the trigger is detected. | 1 | A | A |
| Trailing edge differential | DF/ | - DF/ ) - | Turns ON the contact for only one scan when the trailing edge of the trigger is detected. | 1 | A | A |
| Leading edge differential (initial execution type) | DFI | - DFI ) - | Turns ON the contact for only one scan when the leading edge of the trigger is detected. The leading edge detection is possible on the first scan. | 1 | N/A | A (* Note 1) |
| Set | SET | $\xrightarrow{\text { Y,R,L,E }}\langle$ | Output is set to and held at ON. | 3 | $\begin{gathered} \text { A } \\ \text { (* Note 2) } \end{gathered}$ | A |
| Reset | RST | $\underset{\langle R\rangle}{\substack{Y, R, L, E}}$ | Output is set to and held at OFF. | 3 | A (* Note 2) | A |
| Keep | KP |  | Outputs at set trigger and holds until reset trigger turns ON. | 1 | A | A |
| No operation | NOP | - - - | No operation. | 1 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): This instruction should be input using NPST-GR Ver.4.0 or later.
- (*2): This instruction is available for FP3 CPU Ver.3.1 or later.

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| Basic function instructions |  |  |  |  |  |  |
| ON-delay timer | TML | $-1 \longmapsto\left[_{a}^{T} \quad 1\right]$ | After set value " n " (* Note 1) $\times 0.001$ seconds, timer contact "a" is set to ON. | $\begin{gathered} 3(4) \\ \text { (* }^{*} \text { Note 2) } \end{gathered}$ | N/A | $\begin{gathered} \mathrm{A} \\ \text { (* }^{*} \text { Note 3) } \end{gathered}$ |
|  | TMR |  | After set value "n" (* Note 1) $\times 0.01$ seconds, timer contact "a" is set to ON. | $\begin{gathered} 3(4) \\ \text { (* Note 2) } \end{gathered}$ | A | A |
|  | TMX |  | After set value "n" (* Note 1) $\times 0.1$ seconds, timer contact "a" is set to ON. | 3 (4) <br> (* Note 2) | A | A |
|  | TMY |  | After set value "n" (* Note 1) $\times 1$ second, timer contact "a" is set to ON. | $4 \text { (5) }$ <br> (* Note 2) | A | A |
| Auxiliary timer | F137 <br> (STMR) |  | After set value " S " $\times 0.01$ seconds, the specified output (* Note 4) and R900D are set to ON. | 5 | A <br> (* Note 5) | A |
| Counter | CT |  | Decrements from the preset value "n" (* Note 1). | $\begin{gathered} 4(3) \\ \text { (* Note 2) } \end{gathered}$ | A | A |
| UP/DOWN counter | F118 (UDC) |  | Increments or decrements from the preset value "S" based on up/down input. | 5 | A | A |

Notes

- A: Available, N/A: Not available
- (*1): The set value " $n$ " can be specified by the set value area number using FP3/FP10SH CPU Ver.4.4 or later. The set value " $n$ " should be input using NPST-GR Ver.3.1 or later and FP programmer II (AFP1114V2).
- (*2): When timer 256 or higher, or counter 255 or lower, is used, the number of steps is the number in parentheses. Also, when a timer number or counter number has an index modifier, the number of steps is the number in parentheses.
- (*3): This instruction should be input using NPST-GR Ver.4.0 or later.
- (*4): An OT instruction can be input after an auxiliary timer instruction using FP3/FP10SH CPU Ver.4.0 or later. This instruction should be input using NPST-GR Ver.2.3 or later and FP programmer II (AFP1114V2).
- (*5): This instruction is available for FP3 CPU Ver.3.1 or later.
G. 1 Table of Basic Instructions

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| Shift register | SR |  | Shifts one bit of 16-bit [word internal relay (WR)] data to the left. | $\begin{gathered} 1(2) \\ (* \text { Note } 1) \end{gathered}$ | A | A |
| Left/right shift register | $\begin{aligned} & \text { F119 } \\ & \text { (LRSR) } \end{aligned}$ |  | Shifts one bit of 16-bit data range specified by "D1" and "D2" to the left or to the right. | 5 | A | A |
| Control instructions |  |  |  |  |  |  |
| Master control relay | MC | $\left\{\begin{array}{lll} -H & (\text { MC } n)- \\ \text { Master control area } \\ \\ \text { (MCE n) } \end{array}\right.$ | Starts the master control program. | 2 | A | A |
| Master control relay end | MCE |  | Ends the master control program. | 2 | A | A |
|  | $\begin{aligned} & \text { JP } \\ & \text { LBL } \end{aligned}$ | $\left.\begin{array}{\|lll} -H \longmapsto & \text { JP } & n \end{array}\right)-1$ | The program jumps to the label instruction and continues from there. | $\begin{gathered} \hline 2(3) \\ (* \text { Note 2) } \\ 1 \end{gathered}$ | A | A |
| Auxiliary jump Label | $\begin{aligned} & \text { F19 } \\ & \text { LBL } \end{aligned}$ | $\left\|\begin{array}{rrr}H & {[\text { F19 SJP s }]} \\ \\ \text { ( LBL } & \text { n }\end{array}\right\|$ | The program jumps to the label instruction specified by " $S$ " and continues from there. | $3$ <br> 1 | A | A |
| Loop Label |  | ( LBL $n+1$ | The program jumps to the label instruction and continues from there (the number of jumps is set in "S"). | $\begin{gathered} 4(5) \\ (* \text { Note 2) } \\ 1 \end{gathered}$ | A | A |
| Break | BRK | $H \vdash$ (RRK ) | Stops program execution when the predetermined trigger turns ON in the TEST/RUN mode only. | 1 | A | A |

## Notes

## - A: Available

- (*1): In the FP10SH, when internal relay WR240 or higher is used, the number of steps is the number in parentheses. Also, in the FP10SH, when the specified internal relay number (word address) has an index modifier, the number of steps is the number in parentheses.
- (*2): In the FP10SH, when the number " $n$ " in a jump or loop instruction has an index modifier, the number of steps is the number in parentheses.

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| End | ED | $\longrightarrow$ ¢ $\quad$ H | The operation of program is ended. Indicates the end of a main program. | 1 | A | A |
| Conditional end | CNDE | $H \longmapsto$ CNDE $H$ | The operation of program is ended when the trigger turns ON. | 1 | A | A |
| Step ladder instructions |  |  |  |  |  |  |
| Start step | SSTP | $\square$ (SSTP n)- | The start of program " n " for process control. | 3 | A | A |
| Next step | NSTL | $H \longmapsto \stackrel{t}{\text { NSTL n) }} \dagger$ | Start the specified process " n " and clear the process currently started. (Scan execution type) | 3 | A (* Note 1) | A |
|  | NSTP | $H \longmapsto \underset{\text { NSTP n) }}{\underset{( }{4}} \dagger$ | Start the specified process " $n$ " and clear the process currently started. (Pulse execution type) | 3 | A | A |
| Clear step | CSTP | $\dagger \longmapsto($ cste n) $-\downarrow$ | Resets the specified process. | 3 | A | A |
| Clear multiple steps | SCLR | $H^{-[\text {SCLR n1, n2 }} \quad-\mid$ | Resets multiple processes specified by "n1" and "n2." | 5 | N/A | A (* Note 2) |
| Step end | STPE | $\downarrow$ (STPE ) $-\mid$ | End of step ladder area. | 1 | A | A |
| Subroutine instructions |  |  |  |  |  |  |
| Subroutine call | CALL | $H \longmapsto(\text { CALL } n)-\mid$ | Executes the specified subroutine. When returning to the main program, outputs in the subroutine program are maintained. | $\begin{gathered} 2(3) \\ \text { (* }^{*} \text { Note 3) } \end{gathered}$ | A | A <br> (* Note 2) |

## Notes

- A: Available, N/A: Not available
- (*1): This instruction is available for FP3 CPU Ver.4.0 or later. It should be input using NPST-GR Ver.2.3 or later and FP programmer II (AFP1114V2).
- (*2): This instruction should be input using NPST-GR Ver.4.0 or later.
- (*3): When the number " $n$ " of a subroutine program has an index modifier, the number of steps is the number in parentheses.
G. 1 Table of Basic Instructions

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| Output OFF type subroutine call | FCAL | $\dagger \longmapsto($ FCAL n) $\dagger$ | Executes the specified subroutine. When returning to the main program, all outputs in the subroutine program are set to OFF. | 4 | N/A | $\begin{gathered} \text { A } \\ \left.\mathbf{I}^{*} \text { Note } 1\right) \end{gathered}$ |
| Subroutine entry | SUB | $H \longmapsto(\text { sub } n)-]$ | Indicates the start of the subroutine program. | 1 | A | A |
| Subroutine return | RET | $\underset{\text { RET }}{\mathrm{t}},\lceil$ | Ends the subroutine program. | 1 | A | A |
| Interrupt instructions |  |  |  |  |  |  |
| Interrupt | INT |  | Indicates the start of the interrupt program. | 1 | A | A |
| Interrupt return | IRET | - (IRET ) - | Ends the interrupt program. | 1 | A | A |
| Interrupt control | ICTL |  | Select interrupt enable/disable or clear in "S1" and "S2" and execute. | 5 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): This instruction should be input using NPST-GR Ver.4.0 or later.

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| Data compare instructions |  |  |  |  |  |  |
| 16-bit data compare (Start) | ST= | $\vdash^{=} \mathrm{s} 1, \mathrm{~s} 2 \ldots$ | Begins a logic operation by comparing two 16-bit data in the comparative condition "S1=S2." | 5 | A <br> (* Note 1) | A |
|  | ST<> | $\vdash^{<\gg 81, \mathrm{S2}} \simeq$ | Begins a logic operation by comparing two 16-bit data in the comparative condition "S1 $=$ S2." | 5 | A <br> (* Note 1) | A |
|  | ST> | $\vdash^{>} \mathrm{s} 1, \mathrm{~s} 2 \ldots$ | Begins a logic operation by comparing two 16-bit data in the comparative condition "S1>S2." | 5 | A <br> (* Note 1) | A |
|  | ST>= | $\vdash^{\ggg 81, \mathrm{~s} 2} \simeq$ | Begins a logic operation by comparing two 16-bit data in the comparative condition "S1 $\geqq$ S2." | 5 | A <br> (* Note 1) | A |
|  | ST< | $\Gamma^{<} \quad \mathrm{s} 1, \mathrm{~s} 2 \ldots$ | Begins a logic operation by comparing two 16-bit data in the comparative condition "S1<S2." | 5 | A <br> (* Note 1) | A |
|  | ST<= | $\Gamma^{<=s \mathrm{~s} 1, \mathrm{~s} 2} \beth$ | Begins a logic operation by comparing two 16-bit data in the comparative condition "S1 S 2 ." | 5 | A <br> (* Note 1) | A |

Notes

- A: Available
- (*1): This instruction is available for FP3 CPU Ver.4.4 or later. The instruction should be input using NPST-GR Ver.3.1 or later and FP programmer II (AFP1114V2).
G. 1 Table of Basic Instructions

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| 16-bit data compare (AND) | AN= | $\Gamma^{=} \mathrm{S} 1, \mathrm{S2}$ 乙 | Connects a Form A (normally open) contact serially by comparing two 16-bit data in the comparative condition "S1=S2." | 5 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |
|  | AN<> | $\Gamma^{<>81, S 2} \simeq$ | Connects a Form A (normally open) contact serially by comparing two 16-bit data in the comparative condition " $\mathrm{S} 1 \neq \mathrm{S} 2$." | 5 | $\underset{\left.\mathbf{l}^{*} \text { Note } 1\right)}{\text { A }}$ | A |
|  | AN> | $\Gamma^{>} \mathrm{S} 1, \mathrm{S2}$ 乙 | Connects a Form A (normally open) contact serially by comparing two 16-bit data in the comparative condition "S1>S2." | 5 | $\underset{(* \text { Note 1) }}{\text { A }}$ | A |
|  | AN>= | $\Gamma^{\gg=81, S 2} \simeq$ | Connects a Form A (normally open) contact serially by comparing two 16-bit data in the comparative condition " $\mathrm{S} 1 \geqq \mathrm{~S} 2$." | 5 | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ | A |
|  | AN< | $\Gamma^{\ll 81, S 2} \simeq$ | Connects a Form A (normally open) contact serially by comparing two 16-bit data in the comparative condition "S1<S2." | 5 | A <br> (* Note 1) | A |
|  | AN<= | $\Gamma^{\ll ~ S 1, S 2} \simeq$ | Connects a Form A (normally open) contact serially by comparing two 16-bit data in the comparative condition " $\mathrm{S} 1 \leqq$ S2." | 5 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |

## Notes

## - A: Available

- (*1): This instruction is available for FP3 CPU Ver.4.4 or later.

The instruction should be input using NPST-GR Ver.3.1 or later and FP programmer II (AFP1114V2).

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| 16-bit data compare (OR) | OR= | $\left.\Gamma^{=} \mathrm{s} 1, \mathrm{~s} 2\right\rfloor$ | Connects a Form A (normally open) contact in parallel by comparing two 16-bit data in the comparative condition "S1=S2." | 5 | A <br> (* Note 1) | A |
|  | OR<> | $\left.\Gamma^{<\gg S 1, S 2}\right]$ | Connects a Form A (normally open) contact in parallel by comparing two 16-bit data in the comparative condition " $\mathrm{S} 1 \neq \mathrm{S} 2$." | 5 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |
|  | OR> | $\left.\Gamma^{\gg} \quad \mathrm{s} 1, \mathrm{~s} 2\right]$ | Connects a Form A (normally open) contact in parallel by comparing two 16-bit data in the comparative condition "S1>S2." | 5 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |
|  | OR>= | $\left.\Gamma^{\gg=s 1, s 2}\right]$ | Connects a Form A (normally open) contact in parallel by comparing two 16-bit data in the comparative condition " $\mathrm{S} 1 \geqq \mathrm{~S} 2$." | 5 | A <br> (* Note 1) | A |
|  | OR< | $\left.\Gamma^{\ll} \mathrm{s} 1, \mathrm{~s} 2\right]$ | Connects a Form A (normally open) contact in parallel by comparing two 16-bit data in the comparative condition "S1<S2." | 5 | A <br> (* Note 1) | A |
|  | OR<= | $\left.\Gamma^{<=}=\mathrm{s} 1, \mathrm{~s} 2\right\rfloor$ | Connects a Form A (normally open) contact in parallel by comparing two 16-bit data in the comparative condition "S1 §S2." | 5 | A <br> (* Note 1) | A |

## Notes

## - A: Available

- (*1): This instruction is available for FP3 CPU Ver.4.4 or later. The instruction should be input using NPST-GR Ver.3.1 or later and FP programmer II (AFP1114V2).
G. 1 Table of Basic Instructions

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| 32-bit data compare (Start) | STD= | $\vdash^{\mathrm{D}=} \mathrm{S1,S2} \downarrow$ | Begins a logic operation by comparing two 32-bit data in the comparative condition " $(\mathrm{S} 1+1, \mathrm{~S} 1)=$ (S2+1, S2)." | 9 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |
|  | STD<> | $\left.\right\|^{\text {D }<>~ S 1, ~ S 2 ~} \simeq$ | Begins a logic operation by comparing two 32-bit data in the comparative condition " $(\mathrm{S} 1+1, \mathrm{~S} 1) \neq$ ( $\mathrm{S} 2+1, \mathrm{~S} 2$ )." | 9 | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ | A |
|  | STD> | $\vdash^{\mathrm{D}>} \quad \mathrm{s} 1, \mathrm{~s} 2 \ldots$ | Begins a logic operation by comparing two 32-bit data in the comparative condition "(S1+1, S1)> (S2+1, S2)." | 9 | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ | A |
|  | STD>= | $\vdash^{\mathrm{D}>}=\mathrm{S} 1, \mathrm{~S} 2 \square$ | Begins a logic operation by comparing two 32-bit data in the comparative condition " $(S 1+1, S 1) \geqq$ (S2+1, S2)." | 9 | A <br> (* Note 1) | A |
|  | STD< | $\Gamma^{\mathrm{D}<} \quad \mathrm{s} 1, \mathrm{~S} 2 \ldots$ | Begins a logic operation by comparing two 32-bit data in the comparative condition "(S1+1, S1)< (S2+1, S2)." | 9 | A (* Note 1) | A |
|  | STD<= | $\vdash^{\text {D }}=\mathrm{Sl}, \mathrm{S2} 2$ | Begins a logic operation by comparing two 32-bit data in the comparative condition "(S1+1, S1) § (S2+1, S2)." | 9 | $\underset{\left({ }^{*}\right. \text { Note 1) }}{\text { A }}$ | A |

## Notes

## - A: Available

- (*1): This instruction is available for FP3 CPU Ver.4.4 or later.

The instruction should be input using NPST-GR Ver.3.1 or later and FP programmer II (AFP1114V2).

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | FP3 | FP10SH |
| 32-bit data compare (AND) | AND= | $\perp^{\mathrm{D}=} \mathrm{S}^{\mathrm{S} 1, \mathrm{~S} 2} \simeq$ | Connects a Form A (normally open) contact serially by comparing two 32-bit data in the comparative condition "(S1+1, S1)=(S2+1, S2)." | 9 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |
|  | AND<> | $\perp^{\text {D }<>\text { S1, S2 }}$ | Connects a Form A (normally open) contact serially by comparing two 32-bit data in the comparative condition " $(\mathrm{S} 1+1, \mathrm{~S} 1) \neq(\mathrm{S} 2+1, \mathrm{~S} 2)$." | 9 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |
|  | AND> | $\sim^{\text {D> }}{ }^{\text {S1, S2 }} \simeq$ | Connects a Form A (normally open) contact serially by comparing two 32-bit data in the comparative condition " $(S 1+1, S 1)>(S 2+1, S 2)$." | 9 | A <br> (* Note 1) | A |
|  | AND>= | $\Gamma^{\text {D> }}=\mathrm{S} 1, \mathrm{~S} 2 \ldots$ | Connects a Form A (normally open) contact serially by comparing two 32-bit data in the comparative condition " $(\mathrm{S} 1+1, \mathrm{~S} 1) \geqq(\mathrm{S} 2+1, \mathrm{~S} 2)$." | 9 |  | A |
|  | AND< | $\Gamma^{\mathrm{D}<} \mathrm{S} 1, \mathrm{S2}$ | Connects a Form A (normally open) contact serially by comparing two 32-bit data in the comparative condition "(S1+1, S1)<(S2+1, S2)." | 9 | A <br> (* Note 1) | A |
|  | AND<= | $\Gamma^{\mathrm{D}<}=\mathrm{S} 1, \mathrm{~S} 2 \square$ | Connects a Form A (normally open) contact serially by comparing two 32-bit data in the comparative condition " $(\mathrm{S} 1+1, \mathrm{~S} 1) \leqq(\mathrm{S} 2+1, \mathrm{~S} 2)$." | 9 | $\underset{(* \text { Note } 1)}{\text { A }}$ | A |

## Notes

## - A: Available

- (*1): This instruction is available for FP3 CPU Ver.4.4 or later. The instruction should be input using NPST-GR Ver.3.1 or later and FP programmer II (AFP1114V2).
G. 1 Table of Basic Instructions

| Name | Boolean | Symbol | Description | Steps | Availability |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 32-bit data <br> compare <br> (OR) | ORD= |  |  | FP3 |  |  |

## Notes

## - A: Available

- (*1): This instruction is available for FP3 CPU Ver.4.4 or later.

The instruction should be input using NPST-GR Ver.3.1 or later and FP programmer II (AFP1114V2).

## G. 2 Table of High-Level Instructions

The high-level instructions for FP3/FP10SH are expressed by the prefixes "F" or "P" with numbers. For most of the high-level instructions, "F" and "P" types are available. The differences between the two types are explained as follows:

- Instructions with the prefix "F" are executed in every scan while its trigger is in the ON.
- Instructions with the prefix "P" are executed only when the leading edge of its trigger is detected.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| Data transfer instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { F0 } \\ & \text { P0 } \end{aligned}$ | 16-bit data move | MV PMV | S, D | $(S) \rightarrow$ (D) | 5 | A | A |
| $\begin{aligned} & \mathrm{F} 1 \\ & \mathrm{P} 1 \end{aligned}$ | 32-bit data move | DMV PDMV | S, D | $(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 7 | A | A |
| $\begin{array}{\|l\|} \text { F2 } \\ \text { P2 } \end{array}$ | 16-bit data invert and move | MV/ PMV/ | S, D | $(\mathrm{S}) \rightarrow(\mathrm{D})$ | 5 | A | A |
| $\begin{array}{\|l\|} \hline \text { F3 } \\ \text { P3 } \end{array}$ | 32-bit data invert and move | DMV/ PDMV/ | S, D | $(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F5 } \\ \text { P5 } \end{array}$ | Bit data move | BTM PBTM | S, n, D | The specified one bit in " S " is transferred to the specified one bit in "D." The bit is specified by "n." | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F6 } \\ \text { P6 } \end{array}$ | Hexadecimal digit (4-bit) data move | $\begin{array}{\|l\|} \hline \text { DGT } \\ \text { PDGT } \end{array}$ | S, n, D | The specified one digit in "S" is transferred to the specified one digit in "D." The digit is specified by "n." | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F7 } \\ \text { P7 } \end{array}$ | Two 16-bit data move | MV2 PMV2 | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1) \rightarrow(\mathrm{D}),(\mathrm{S} 2) \rightarrow \\ & (\mathrm{D}+1) \end{aligned}$ | 7 | N/A | A (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F8 } \\ \text { P8 } \end{array}$ | Two 32-bit data move | DMV2 PDMV2 | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1) \rightarrow(\mathrm{D}+1, \mathrm{D}), \\ & (\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+3, \\ & \mathrm{D}+2) \end{aligned}$ | 11 | N/A | A <br> (* Note 1) |
| $\begin{array}{l\|} \hline \text { F10 } \\ \text { P10 } \end{array}$ | Block move | BKMV PBKMV | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The data between "S1" and "S2" is transferred to the area starting at "D." | 7 | A | A |

## Notes

- A: Available, N/A: Not available
- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l\|} \hline \text { F11 } \\ \text { P11 } \end{array}$ | Block copy | COPY PCOPY | $\begin{aligned} & \mathrm{S}, \mathrm{D} 1, \\ & \mathrm{D} 2 \end{aligned}$ | The data of " $S$ " is transferred to the all area between "D1" and "D2." | 7 | A | A |
| $\begin{array}{\|l\|l} \text { F12 } \\ \text { P12 } \end{array}$ | Data read from IC memory card | ICRD PICRD | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The data stored in the expansion memory of the IC memory card specified by "S1" and "S2" are transferred to the area starting at "D." | 11 | N/A | A |
| $\begin{aligned} & \text { F13 } \\ & \text { P13 } \end{aligned}$ | Data write to IC memory card | ICWT PICWT | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The data specified by "S1" and "S2" are transferred to the IC memory card expansion memory area starting at "D." | 11 | N/A | A |
| $\begin{array}{\|l\|} \hline \text { F14 } \\ \text { P14 } \end{array}$ | Program read from IC memory card | PGRD PPGRD | S | The program specified using " S " is transferred into the FP10SH CPU from IC memory card and executes it. | 3 | N/A | A |
| F15 | 16-bit data exchange | $\begin{aligned} & \text { ХСН } \\ & \text { РХСН } \end{aligned}$ | D1, D2 | $\begin{aligned} & (\mathrm{D} 1) \rightarrow(\mathrm{D} 2),(\mathrm{D} 2) \rightarrow \\ & (\mathrm{D} 1) \end{aligned}$ | 5 | A | A |
| $\begin{array}{\|l} \hline \text { F16 } \\ \text { P16 } \end{array}$ | 32-bit data exchange | $\begin{aligned} & \text { DXCH } \\ & \text { PDXCH } \end{aligned}$ | D1, D2 | $\begin{aligned} & (\mathrm{D} 1+1, \mathrm{D} 1) \rightarrow(\mathrm{D} 2+1, \\ & \mathrm{D} 2) \\ & (\mathrm{D} 2+1, \mathrm{D} 2) \rightarrow(\mathrm{D} 1+1, \\ & \mathrm{D} 1) \end{aligned}$ | 5 | A | A |
| $\begin{array}{\|l} \hline \text { F17 } \\ \text { P17 } \end{array}$ | Higher/Iower byte in 16-bit data exchange | SWAP PSWAP | D | The higher byte and lower byte of "D" are exchanged. | 3 | A | A |
| $\begin{array}{\|l} \text { F18 } \\ \text { P18 } \end{array}$ | 16-bit data block exchange | $\begin{aligned} & \text { BXCH } \\ & \text { РBXCH } \end{aligned}$ | $\begin{array}{\|l} \hline \text { D1, D2, } \\ \text { D3 } \end{array}$ | Exchange the data between "D1" and "D2" with the data specified by "D3." | 7 | N/A | A <br> (* Note 1) |
| Control instruction |  |  |  |  |  |  |  |
| F19 | Auxiliary jump | SJP | S | The program jumps to the label instruction specified by " S " and continues from there. | 3 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| Binary arithmetic instructions |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { F20 } \\ \text { P20 } \end{array}$ | 16-bit data addition | $\begin{aligned} & \mathbf{+} \\ & \mathbf{P}+ \end{aligned}$ | S, D | $(\mathrm{D})+(\mathrm{S}) \rightarrow(\mathrm{D})$ | 5 | A | A |
| $\begin{aligned} & \text { F21 } \\ & \text { P21 } \end{aligned}$ | 32-bit data addition | $\begin{aligned} & \mathrm{D}_{+} \\ & \mathrm{PD}+ \end{aligned}$ | S, D | $\begin{aligned} & (\mathrm{D}+1, \mathrm{D})+(\mathrm{S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F22 } \\ \text { P22 } \end{array}$ | 16-bit data addition | $\begin{aligned} & \mathbf{+} \\ & \mathbf{P}+ \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $(\mathrm{S} 1)+(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F23 } \\ \text { P23 } \end{array}$ | 32-bit data addition | $\begin{array}{\|l\|} \hline \mathrm{D}_{+} \\ \mathrm{PD}+ \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 11 | A | A |
| $\begin{aligned} & \text { F25 } \\ & \text { P25 } \end{aligned}$ | 16-bit data subtraction | $\bar{P}_{-}$ | S, D | $(\mathrm{D})-(\mathrm{S}) \rightarrow(\mathrm{D})$ | 5 | A | A |
| $\begin{array}{\|l\|} \hline \text { F26 } \\ \text { P26 } \end{array}$ | 32-bit data subtraction | $\begin{array}{\|l\|} \hline \text { D- } \\ \text { PD- } \end{array}$ | S, D | $\begin{aligned} & (D+1, D)-(S+1, S) \rightarrow \\ & (D+1, D) \end{aligned}$ | 7 | A | A |
| $\begin{aligned} & \text { F27 } \\ & \text { P27 } \end{aligned}$ | 16-bit data subtraction | $\bar{P}_{-}$ | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 2, \\ & \mathrm{D} \end{aligned}$ | $(\mathrm{S} 1)-(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F28 } \\ \text { P28 } \end{array}$ | 32-bit data subtraction | $\begin{array}{\|l\|} \hline \text { D- } \\ \text { PD- } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1)-(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 11 | A | A |
| $\begin{array}{\|l\|} \hline \text { F30 } \\ \text { P30 } \end{array}$ | 16-bit data multiplication | $\begin{array}{\|l\|} \hline * \\ \hline \mathbf{P}^{*} \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $(\mathrm{S} 1) \times(\mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 7 | A | A |
| $\begin{aligned} & \text { F31 } \\ & \text { P31 } \end{aligned}$ | 32-bit data multiplication | $\begin{array}{\|l\|} \hline \text { D* } \\ \text { PD* } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & (S 1+1, S 1) \times(S 2+1, \\ & S 2) \rightarrow(D+3, D+2, D+1, \\ & D) \end{aligned}$ | 11 | A | A |
| $\begin{array}{\|l\|} \hline \text { F32 } \\ \text { P32 } \end{array}$ | 16-bit data division | $\begin{array}{\|l\|} \hline \% \\ \text { P\% } \end{array}$ | S1, S2, | $(\mathrm{S} 1) \div(\mathrm{S} 2) \rightarrow$ <br> quotient (D) <br> remainder (DT9015 for FP3 or DT90015 for FP10SH) | 7 | A | A |
| $\begin{aligned} & \text { F33 } \\ & \text { P33 } \end{aligned}$ | 32-bit data division | $\begin{array}{\|l} \hline \text { D\% } \\ \text { PD\% } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $[(\mathrm{S} 1+1, \mathrm{~S} 1) \div(\mathrm{S} 2+1$ <br> S2) $\rightarrow$ quotient ( $D+1, D$ ) remainder (DT9016, DT9015 for FP3 or DT90016, DT90015 for FP10SH)] | 11 | A | A |
| $\begin{aligned} & \hline \text { F34 } \\ & \text { P34 } \end{aligned}$ | 16-bit data multiplication (result in 16 bits) | $\begin{array}{\|l} \hline * W \\ \mathbf{P} * W \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $(\mathrm{S} 1) \times(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | 7 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F35 } \\ & \text { P35 } \end{aligned}$ | 16-bit data increment | $\begin{aligned} & \hline+1 \\ & P+1 \end{aligned}$ | D | $(\mathrm{D})+1 \rightarrow(\mathrm{D})$ | 3 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{aligned} & \text { F36 } \\ & \text { P36 } \end{aligned}$ | 32-bit data increment | $\begin{array}{\|l\|} \hline D+1 \\ P D+1 \end{array}$ | D | $(\mathrm{D}+1, \mathrm{D})+1 \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 3 | A | A |
| $\begin{aligned} & \text { F37 } \\ & \text { P37 } \end{aligned}$ | 16-bit data decrement | $\begin{aligned} & -1 \\ & \mathrm{P}-1 \end{aligned}$ | D | (D) - $1 \rightarrow$ (D) | 3 | A | A |
| $\begin{aligned} & \text { F38 } \\ & \text { P38 } \end{aligned}$ | 32-bit data decrement | $\begin{array}{\|l\|} \hline \mathrm{D}-1 \\ \mathrm{PD}-1 \end{array}$ | D | $(D+1, D)-1 \rightarrow(D+1, D)$ | 3 | A | A |
| $\begin{aligned} & \hline \text { F39 } \\ & \text { P39 } \end{aligned}$ | 32-bit data multiplication (result in 32 bits) | $\begin{aligned} & \text { D*D } \\ & \text { PD*D } \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \\ & \mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 11 | N/A | A <br> (* Note 1) |
| $B C D$ arithmetic instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { F40 } \\ & \text { P40 } \end{aligned}$ | 4-digit BCD data addition | $\begin{aligned} & \hline \mathrm{B}_{+} \\ & \text {PB+ } \end{aligned}$ | S, D | $(\mathrm{D})+(\mathrm{S}) \rightarrow$ (D) | 5 | A | A |
| $\begin{aligned} & \text { F41 } \\ & \text { P41 } \end{aligned}$ | 8-digit BCD data addition | DB+ PDB+ | S, D | $\begin{aligned} & (D+1, D)+(S+1, S) \rightarrow \\ & (D+1, D) \end{aligned}$ | 7 | A | A |
| $\begin{array}{\|l} \text { F42 } \\ \text { P42 } \end{array}$ | 4-digit BCD data addition | $\begin{aligned} & \text { B+ } \\ & \text { PB+ } \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $(\mathrm{S} 1)+(\mathrm{S} 2) \rightarrow$ (D) | 7 | A | A |
| $\begin{array}{\|l} \hline \text { F43 } \\ \text { P43 } \end{array}$ | 8-digit BCD data addition | DB+ PDB+ | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 11 | A | A |
| $\begin{array}{\|l\|l\|} \hline \text { F45 } \\ \text { P45 } \end{array}$ | 4-digit BCD data subtraction | $\begin{aligned} & \text { B- } \\ & \text { PB- } \end{aligned}$ | S, D | $(\mathrm{D})-(\mathrm{S}) \rightarrow(\mathrm{D})$ | 5 | A | A |
| $\begin{aligned} & \text { F46 } \\ & \text { P46 } \end{aligned}$ | 8-digit BCD data subtraction | DB-PDB- | S, D | $\begin{aligned} & (D+1, D)-(S+1, S) \rightarrow \\ & (D+1, D) \end{aligned}$ | 7 | A | A |
| $\begin{array}{\|l} \hline \text { F47 } \\ \text { P47 } \end{array}$ | 4-digit BCD data subtraction | $\begin{aligned} & \text { B- } \\ & \text { PB- } \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $(\mathrm{S} 1)-(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | 7 | A | A |
| $\begin{aligned} & \hline \text { F48 } \\ & \text { P48 } \end{aligned}$ | 8-digit BCD data subtraction | DB-PDB- | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $\begin{array}{\|l} (\mathrm{S} 1+1, \mathrm{~S} 1)-(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{array}$ | 11 | A | A |
| $\begin{aligned} & \text { F50 } \\ & \text { P50 } \end{aligned}$ | 4-digit BCD data multiplication | $\begin{array}{\|l\|} \hline B^{*} \\ \text { PB* } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $(\mathrm{S} 1) \times(\mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 7 | A | A |
| $\begin{aligned} & \text { F51 } \\ & \text { P51 } \end{aligned}$ | 8-digit BCD data multiplication | $\begin{aligned} & \text { DB* } \\ & \text { PDB* } \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \\ & \mathrm{S} 2) \rightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \\ & \mathrm{D}) \end{aligned}$ | 11 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver. 4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \hline \text { F52 } \\ \text { P52 } \end{array}$ | 4-digit BCD data division | $\begin{array}{\|l\|} \hline \text { B\% } \\ \text { PB\% } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $(\mathrm{S} 1) \div(\mathrm{S} 2) \rightarrow$ <br> quotient (D) remainder (DT9015 for FP3 or DT90015 for FP10SH) | 7 | A | A |
| $\begin{aligned} & \text { F53 } \\ & \text { P53 } \end{aligned}$ | 8-digit BCD data division | $\begin{array}{\|l\|} \hline \text { DB\% } \\ \text { PDB\% } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{array}{\|l\|} \hline(\mathrm{S} 1+1, \mathrm{~S} 1) \div(\mathrm{S} 2+1, \mathrm{~S} 2) \\ \rightarrow \text { quotient }(\mathrm{D}+1, \mathrm{D}) \\ \text { remainder (DT9016, } \\ \text { DT9015 for FP3 or } \\ \text { DT90016, DT90015 for } \\ \text { FP10SH) } \end{array}$ | 11 | A | A |
| $\begin{aligned} & \text { F55 } \\ & \text { P55 } \end{aligned}$ | 4-digit BCD data increment | $\begin{array}{\|l\|} \hline B+1 \\ P B+1 \end{array}$ | D | $(\mathrm{D})+1 \rightarrow(\mathrm{D})$ | 3 | A | A |
| $\begin{aligned} & \text { F56 } \\ & \text { P56 } \end{aligned}$ | 8-digit BCD data increment | DB+1 PDB+1 | D | $(\mathrm{D}+1, \mathrm{D})+1 \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 3 | A | A |
| $\begin{aligned} & \text { F57 } \\ & \text { P57 } \end{aligned}$ | 4-digit BCD data decrement | $\begin{array}{\|l\|} \hline B-1 \\ \text { PB-1 } \end{array}$ | D | (D) - $1 \rightarrow$ (D) | 3 | A | A |
| $\begin{aligned} & \text { F58 } \\ & \text { P58 } \end{aligned}$ | 8-digit BCD data decrement | $\begin{aligned} & \hline \text { DB-1 } \\ & \text { PDB-1 } \end{aligned}$ | D | $(\mathrm{D}+1, \mathrm{D})-1 \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 3 | A | A |

Data compare instructions

| $\begin{aligned} & \text { F60 } \\ & \text { P60 } \end{aligned}$ | 16-bit data compare | $\begin{array}{\|l\|} \hline \text { CMP } \\ \text { PCMP } \end{array}$ | S1, S2 | $\begin{aligned} & \hline(\mathrm{S} 1)>(\mathrm{S} 2) \rightarrow \\ & \text { R900: }) \text { ON } \\ & (\text { S1 })=(\mathrm{S} 2) \rightarrow \\ & \text { R900B: ON } \\ & \text { (S1) < (S2) } \rightarrow \\ & \text { R900C: ON } \end{aligned}$ | 5 | A | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { F61 } \\ \text { P61 } \end{array}$ | 32-bit data compare | $\begin{array}{\|l\|} \hline \text { DCMP } \\ \text { PDCMP } \end{array}$ | S1, S2 | $\begin{aligned} & \hline(\mathrm{S} 1+1, \mathrm{~S} 1)>(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \mathrm{R} 900 \mathrm{~A}: \mathrm{ON} \\ & (\mathrm{~S} 1+1, \mathrm{~S} 1)=(\mathrm{S} 2+1, \\ & \mathrm{S} 2) \rightarrow \mathrm{R} 900 \mathrm{~B}: \mathrm{ON} \\ & (\mathrm{~S} 1+1, \mathrm{~S} 1)<(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \mathrm{R} 900 \mathrm{C}: \mathrm{ON} \end{aligned}$ | 9 | A | A |
| $\begin{array}{\|l\|} \hline \text { F62 } \\ \text { P62 } \end{array}$ | 16-bit data band compare | WIN PWIN | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { (S1) > (S3) } \rightarrow \\ \text { R900A: ON } \\ \text { (S2) § (S1) } \leqq(S 3) \rightarrow \\ \text { R900B: ON } \\ \text { (S1) < (S2) } \rightarrow \\ \text { R900C: ON } \end{array}$ | 7 | A | A |

[^3]
## A: Available

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \text { F63 } \\ \text { P63 } \end{array}$ | 32-bit data band compare | DWIN PDWIN | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3 } \end{aligned}$ | $\begin{aligned} & \hline(\mathrm{S} 1+1, \mathrm{~S} 1)>(\mathrm{S} 3+1, \mathrm{~S} 3) \\ & \rightarrow \text { R900A: ON } \\ & (\mathrm{S} 2+1, \mathrm{~S} 2) \leqq(\mathrm{S} 1+1, \\ & \mathrm{S} 1) \leqq(\mathrm{S} 3+1, \mathrm{~S} 3) \\ & \rightarrow \text { R900B: ON } \\ & (\mathrm{S} 1+1, \mathrm{~S} 1)<(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \text { R900C: ON } \end{aligned}$ | 13 | A | A |
| $\begin{aligned} & \hline \text { F64 } \\ & \text { P64 } \end{aligned}$ | Block data compare | BCMP PBCMP | $\begin{array}{\|l} \text { S1, S2, } \\ \text { S3 } \end{array}$ | Compares the two blocks begining with "S2" and "S3" to see if they are equal. | 7 | A <br> (* Note 1) | A |
| Logic operation instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { F65 } \\ & \text { P65 } \end{aligned}$ | 16-bit data AND | WAN PWAN | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $(\mathrm{S} 1) \wedge(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | 7 | A | A |
| $\begin{aligned} & \text { F66 } \\ & \text { P66 } \end{aligned}$ | 16-bit data OR | WOR PWOR | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $(\mathrm{S} 1) \vee(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | 7 | A | A |
| $\begin{array}{\|l} \hline \text { F67 } \\ \text { P67 } \end{array}$ | 16-bit data exclusive OR | XOR PXOR | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \{(\mathrm{S} 1) \wedge(\mathrm{S} 2)\} \vee \\ & \{(\mathrm{S} 1) \wedge(\mathrm{S} 2)\} \rightarrow(\mathrm{D}) \end{aligned}$ | 7 | A | A |
| $\begin{array}{\|l} \hline \text { F68 } \\ \text { P68 } \end{array}$ | 16-bit data exclusive NOR | XNR PXNR | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \{(\mathrm{S} 1) \wedge(\mathrm{S} 2)\} \vee \\ & \{(\mathrm{S} 1) \wedge(\mathrm{S} 2)\} \rightarrow(\mathrm{D}) \end{aligned}$ | 7 | A | A |
| $\begin{aligned} & \hline \text { F69 } \\ & \text { P69 } \end{aligned}$ | 16-bit data unite | WUNI PWUNI | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $([\mathrm{S} 1] \wedge[\mathrm{S} 3]) \vee([\mathrm{S} 2] \wedge$ $[\mathrm{S} 3]) \rightarrow(\mathrm{D})$ <br> When (S3) is H0, (S2) $\rightarrow$ (D) <br> When (S3) is HFFFF, $(\mathrm{S} 1) \rightarrow(\mathrm{D})$ | 9 | N/A | $\stackrel{\text { A }}{\text { (* Note 2) }}$ |
| Data conversion instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { F70 } \\ & \text { P70 } \end{aligned}$ | Block check code calculation | $\begin{aligned} & \text { BCC } \\ & \text { PBCC } \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | Creates the code for checking the data specified by "S2" and "S3" and stores it in "D." The calculation method is specified by " S 1 ." | 9 | A <br> (* Note 3) | A |

Notes

- A: Available, N/A: Not available
- (*1): The instruction for FP3 is available for FP3 CPU Ver.4.0 or later. This instruction for FP3 should be input using NPST-GR Ver.2.3 or later and FP programmer II (AFP1114V2).
- (*2): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
- (*3): The instruction for FP3 is available for FP3 CPU Ver.3.1 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l\|} \hline \text { F71 } \\ \text { P71 } \end{array}$ | Hexadecimal data $\rightarrow$ ASCII code | $\begin{aligned} & \hline \text { HEXA } \\ & \text { PHEXA } \end{aligned}$ | S1, S2, | Converts the hexadecimal data specified by " S 1 " and "S2" to ASCII code and stores it in "D." <br> Example: HABCD $\rightarrow$ H 42414443 <br> B A D C | 7 | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ | A |
| $\begin{aligned} & \text { F72 } \\ & \text { P72 } \end{aligned}$ | ASCII code $\rightarrow$ Hexadecimal data | AHEX <br> PAHEX | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 2, \\ & \mathrm{D} \end{aligned}$ | Converts the ASCII code specified by "S1" and "S2" to hexadecimal data and stores it in "D." <br> Example: H $44 \underline{43} \underline{4241}$ <br> $\rightarrow$ HABCD DCB A | 7 | $\underset{(* \text { Note 1) }}{\text { A }}$ | A |
| $\begin{array}{\|l} \text { F73 } \\ \text { P73 } \end{array}$ | 4-digit BCD data $\rightarrow$ ASCII code | BCDA PBCDA | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Converts the four digits of BCD data specified by " S 1 " and " S 2 " to ASCII code and stores it in "D." <br> Example: $\mathrm{H} 1234 \rightarrow \mathrm{H} \frac{32}{2} \frac{31}{1} \frac{34}{4} \frac{33}{3}$ | 7 | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ | A |
| $\begin{aligned} & \text { F74 } \\ & \text { P74 } \end{aligned}$ | ASCII code $\rightarrow$ <br> 4-digit BCD data | $\begin{array}{\|l\|} \text { ABCD } \\ \text { PABCD } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Converts the ASCII code specified by "S1" and "S2" to four digits of BCD data and stores it in "D." <br> Example: $\mathrm{H} \frac{34}{4} \frac{33}{3} \frac{32}{2} \frac{31}{1} \rightarrow \mathrm{H} 3412$ | 9 | A <br> (* Note 1) | A |
| $\begin{aligned} & \text { F75 } \\ & \text { P75 } \end{aligned}$ | 16-bit binary data $\rightarrow$ ASCII code | BINA PBINA | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Converts the 16 bits of binary data specified by "S1" to ASCII code and stores it in "D" (area of "S2" bytes). <br> Example: K-100 $\rightarrow$ $\mathrm{H} \frac{30}{0} \frac{30}{0} \frac{31}{1} \underline{2}-2 \underline{20} \underline{20}$ | 7 | $\underset{(* \text { Note 1) }}{\text { A }}$ | A |

## Notes

## - A: Available

- (*1): The instruction for FP3 is available for FP3 CPU Ver.3.1 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l\|} \hline \text { F76 } \\ \text { P76 } \end{array}$ | ASCII code $\rightarrow$ 16-bit binary data | ABIN PABIN | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Converts the ASCII code specified by "S1" and "S2" to 16 bits of binary data and stores it in "D." <br> Example: $\left\lvert\, \begin{aligned} & \mathrm{H} \frac{30}{0} \frac{30}{0} \frac{31}{1} \underline{2 \mathrm{D}} \underline{20} \underline{20} \rightarrow \\ & \mathrm{~K}-100 \end{aligned}\right.$ | 7 | $\underset{(* \text { Note 1) }}{\text { A }}$ | A |
| $\begin{array}{\|l} \text { F77 } \\ \text { P77 } \end{array}$ | 32-bit binary data $\rightarrow$ ASCII code | DBIA PDBIA | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Converts the 32 bits of binary data (S1+1, S1) to ASCII code and stores it in (D+1, D). | 11 | A <br> (* Note 1) | A |
| $\begin{array}{\|l} \hline \text { F78 } \\ \text { P78 } \end{array}$ | ASCII code $\rightarrow$ 32-bit binary data | DABI PDABI | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Converts the ASCII code specified by "S1" and "S2" to 32 bits of binary data and stores it in (D+1, D). | 11 | A (* Note 1) | A |
| $\begin{array}{\|l\|} \hline \text { F80 } \\ \text { P80 } \end{array}$ | 16-bit binary data $\rightarrow$ 4-digit BCD data | $\begin{aligned} & \text { BCD } \\ & \text { PBCD } \end{aligned}$ | S, D | Converts the 16 bits of binary data specified by "S" to four digits of BCD data and stores it in "D." Example: $\mathrm{K} 100 \rightarrow \mathrm{H} 100$ | 5 | A | A |
| $\begin{array}{\|l} \hline \text { F81 } \\ \text { P81 } \end{array}$ | 4-digit BCD data $\rightarrow$ 16-bit binary data | BIN PBIN | S, D | Converts the four digits of BCD data specified by "S" to 16 bits of binary data and stores it in "D." <br> Example: $\mathrm{H} 100 \rightarrow \mathrm{~K} 100$ | 5 | A | A |
| $\begin{array}{\|l} \hline \text { F82 } \\ \text { P82 } \end{array}$ | 32-bit binary data $\rightarrow 8$-digit BCD data | DBCD PDBCD | S, D | Converts the 32 bits of binary data specified by $(\mathrm{S}+1, \mathrm{~S})$ to eight digits of BCD data and stores it in (D+1, D). | 7 | A | A |
| $\begin{array}{\|l} \text { F83 } \\ \text { P83 } \end{array}$ | 8-digit BCD data $\rightarrow$ 32-bit binary data | DBIN PDBIN | S, D | Converts the eight digits of BCD data specified by $(\mathrm{S}+1, \mathrm{~S})$ to 32 bits of binary data and stores it in (D+1, D). | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F84 } \\ \text { P84 } \end{array}$ | 16-bit data invert (complement of 1) | INV PINV | D | Inverts each bit of data of "D." | 3 | A | A |

## Notes

## - A: Available

- (*1): The instruction for FP3 is available for FP3 CPU Ver.3.1 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l\|} \hline \text { F85 } \\ \text { P85 } \end{array}$ | 16-bit data complement of 2 | NEG <br> PNEG | D | Inverts each bit of data of "D" and adds 1 (inverts the sign). | 3 | A | A |
| $\begin{array}{\|l\|} \hline \text { F86 } \\ \text { P86 } \end{array}$ | 32-bit data complement of 2 | DNEG PDNEG | D | Inverts each bit of data of ( $\mathrm{D}+1, \mathrm{D}$ ) and adds 1 (inverts the sign). | 3 | A | A |
| $\begin{aligned} & \text { F87 } \\ & \text { P87 } \end{aligned}$ | 16-bit data absolute | ABS PABS | D | Gives the absolute value of the data of "D." | 3 | A | A |
| $\begin{array}{\|l} \text { F88 } \\ \text { P88 } \end{array}$ | 32-bit data absolute | DABS PDABS | D | Gives the absolute value of the data of (D+1, D). | 3 | A | A |
| $\begin{aligned} & \hline \text { F89 } \\ & \text { P89 } \end{aligned}$ | 16-bit data sign extension | $\begin{aligned} & \text { EXT } \\ & \text { PEXT } \end{aligned}$ | D | Extends the 16 bits of data in "D" to 32 bits in (D+1, D). | 3 | A | A |
| $\begin{aligned} & \text { F90 } \\ & \text { P90 } \end{aligned}$ | Decode | DECO PDECO | S, n, D | Decodes part of the data of " $S$ " and stores it in "D." The part is specified by "n." | 7 | A | A |
| $\begin{aligned} & \text { F91 } \\ & \text { P91 } \end{aligned}$ | 7-segment decode | SEGT PSEGT | S, D | Converts the data of " S " for use in a 7 -segment display and stores it in (D+1, D). | 5 | A | A |
| $\begin{aligned} & \text { F92 } \\ & \text { P92 } \end{aligned}$ | Encode | ENCO PENCO | S, n, D | Encodes part of the data of " S " and stores it in "D." The part is specified by "n." | 7 | A | A |
| $\begin{array}{\|l\|l\|} \hline \text { F93 } \\ \text { P93 } \end{array}$ | 16-bit data combine | UNIT PUNIT | S, n, D | The least significant digit of each of the " n " words of data begining at "S" are stored (united) in order in "D." | 7 | A | A |
| $\begin{aligned} & \text { F94 } \\ & \text { P94 } \end{aligned}$ | 16-bit data distribute | DIST PDIST | S, n, D | Each of the digits of the data of " S " are stored in (distributed to) the least significant digits of the areas beginning at "D." | 7 | A | A |
| $\begin{aligned} & \text { F95 } \\ & \text { P95 } \end{aligned}$ | Character $\rightarrow$ ASCII code | $\begin{aligned} & \text { ASC } \\ & \text { PASC } \end{aligned}$ | S, D | Twelve characters of the character constants of "S" are converted to ASCII code and stored in "D" to "D+5." | 15 | A | A |

## Note

## A: Available

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \text { F96 } \\ \text { P96 } \end{array}$ | 16-bit table data search | SRC PSRC | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3 } \end{aligned}$ | The data of " S 1 " is searched for in the areas in the range "S2" to "S3" and the result is stored in DT9037 and DT9038 for FP3 and DT90037 and DT90038 for FP10SH. | 7 | A | A |
| $\begin{array}{\|l\|} \hline \text { F97 } \\ \text { P97 } \end{array}$ | 32-bit table data search | DSRC PDSRC | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, S4 } \end{aligned}$ | The data of (S1+1, S1) is searched for in the 32-bit data designated by "S3", beginning from "S2", and the result is stored in DT90037 and DT90038. | 11 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| Data shift instructions |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { F98 } \\ \text { P98 } \end{array}$ | Data table shift-out and compress | CMPR PCMPR | $\begin{array}{\|l} \hline \text { D1, D2, } \\ \text { D3 } \end{array}$ | Transfer "D2" to "D3." Any parts of the data between "D1" and "D2" that are 0 are compressed, and shifted in order toward "D2." | 7 | A <br> (* Note 2) | A |
| $\begin{array}{\|l} \text { F99 } \\ \text { P99 } \end{array}$ | Data table shift-in and compress | CMPW PCMPW | $\begin{aligned} & \text { S, D1, } \\ & \text { D2 } \end{aligned}$ | Transfer "S" to "D1". Any parts of the data between "D1" and "D2" that are 0 are compressed, and shifted in order toward "D2." | 7 | A <br> (* Note 2) | A |
| $\begin{array}{\|l} \text { F100 } \\ \text { P100 } \end{array}$ | Right shift of multiple bits ( n bits) in a 16-bit data | SHR PSHR | D, n | Shifts the " n " bits of "D" to the right. | 5 | A | A |
| $\begin{array}{\|l} \text { F101 } \\ \text { P101 } \end{array}$ | Left shift of multiple bits ( n bits) in a 16-bit data | SHL PSHL | D, n | Shifts the "n" bits of "D" to the left. | 5 | A | A |
| $\begin{array}{\|l\|l} \text { F102 } \\ \text { P102 } \end{array}$ | Right shift of $n$ bits in a 32-bit data | DSHR PDSHR | D, n | Shifts the " n " bits of the 32-bit data area specified by (D+1, D) to the right. | 5 | N/A | A (* Note 1) |

Notes

- A: Available, N/A: Not available
- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
- (*2): The instruction for FP3 is available for FP3 CPU Ver.3.1 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \text { F103 } \\ \text { P103 } \end{array}$ | Left shift of $n$ bits in a 32-bit data | DSHL PDSHL | D, n | Shifts the " n " bits of the 32-bit data area specified by (D+1, D) to the left. | 5 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F105 } \\ \text { P105 } \end{array}$ | Right shift of one hexadecimal digit (4-bit) | $\begin{array}{\|l\|} \hline \text { BSR } \\ \text { PBSR } \end{array}$ | D | Shifts the one digit of data of "D" to the right. | 3 | A | A |
| $\begin{array}{\|l\|} \hline \text { F106 } \\ \text { P106 } \end{array}$ | Left shift of one hexadecimal digit (4-bit) | BSL PBSL | D | Shifts the one digit of data of " $D$ " to the left. | 3 | A | A |
| $\begin{array}{\|l} \text { F108 } \\ \text { P108 } \end{array}$ | Right shift of multiple bits ( n bits) | BITR PBITR | $\begin{aligned} & \mathrm{D} 1, \mathrm{D} 2, \\ & \mathrm{n} \end{aligned}$ | Shifts the " $n$ " bits of data range by "D1" and "D2" to the right. | 7 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l} \text { F109 } \\ \text { P109 } \end{array}$ | Left shift of multiple bits ( $n$ bits) | BITL PBITL | $\begin{aligned} & \text { D1, D2, } \\ & \mathrm{n} \end{aligned}$ | Shifts the " n " bits of data range by "D1" and "D2" to the left. | 7 | N/A | A (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F110 } \\ \text { P110 } \end{array}$ | Right shift of one word (16-bit) | WSHR PWSHR | D1, D2 | Shifts the one word of the areas by "D1" and "D2" to the right. | 5 | A | A |
| $\begin{aligned} & \text { F111 } \\ & \text { P111 } \end{aligned}$ | Left shift of one word (16-bit) | WSHL PWSHL | D1, D2 | Shifts the one word of the areas by "D1" and "D2" to the left. | 5 | A | A |
| $\begin{array}{\|l} \text { F112 } \\ \text { P112 } \end{array}$ | Right shift of one hexadecimal digit (4-bit) | WBSR PWBSR | D1, D2 | Shifts the one digit of the areas by "D1" and "D2" to the right. | 5 | A | A |
| $\begin{array}{\|l} \text { F113 } \\ \text { P113 } \end{array}$ | Left shift of one hexadecimal digit (4-bit) | WBSL PWBSL | D1, D2 | Shifts the one digit of the areas by "D1" and "D2" to the left. | 5 | A | A |

FIFO instructions

| F115 <br> P115 | FIFO buffer <br> define | FIFT <br> PFIFT | n, D | The "n" words beginning <br> from "D" are defined in <br> the buffer. | 5 | A |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| F116 <br> P116 | Data read <br> from FIFO <br> buffer | FIFR <br> PFIFR | S, D | The oldest data <br> beginning from "S" that <br> was written to the buffer <br> is read and stored in "D." | 5 | A |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \text { F117 } \\ \text { P117 } \end{array}$ | Data write into FIFO buffer | $\begin{aligned} & \text { FIFW } \\ & \text { PFIFW } \end{aligned}$ | S, D | The data of " $S$ " is written to the buffer starting from "D." | 5 | A | A |
| Basic function instructions |  |  |  |  |  |  |  |
| F118 | UP/DOWN counter | UDC | S, D | Counts up or down from the value preset in " S " and stores the elapsed value in "D." | 5 | A | A |
| F119 | Left/right shift register | LRSR | D1, D2 | Shifts one bit to the left or right with the area between "D1" and "D2" as the register. | 5 | A | A |
| Data rotate instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { F120 } \\ & \text { P120 } \end{aligned}$ | 16-bit data right rotate | ROR PROR | D, n | Rotate the " n " bits in data of "D" to the right. | 5 | A | A |
| $\begin{array}{\|l} \text { F121 } \\ \text { P121 } \end{array}$ | 16-bit data left rotate | ROL PROL | D, n | Rotate the " $n$ " bits in data of "D" to the left. | 5 | A | A |
| $\begin{array}{\|l} \text { F122 } \\ \text { P122 } \end{array}$ | 16-bit data right rotate with carry flag (R9009) data | RCR <br> PRCR | D, n | Rotate the " $n$ " bits in 17-bit area consisting of "D" plus the carry flag (R9009) data to the right. | 5 | A | A |
| $\begin{array}{\|l} \text { F123 } \\ \text { P123 } \end{array}$ | 16-bit data left rotate with carry flag (R9009) data | RCL PRCL | D, n | Rotate the " $n$ " bits in 17-bit area consisting of "D" plus the carry flag (R9009) data to the left. | 5 | A | A |
| $\begin{array}{\|l} \text { F125 } \\ \text { P125 } \end{array}$ | 32-bit data right rotate | DROR PDROR | D, n | Rotate the number of bits specified by "n" of the double words data (32 bits) specified by $(\mathrm{D}+1, \mathrm{D})$ to the right. | 5 | N/A | A (* Note 1) |
| $\begin{aligned} & \text { F126 } \\ & \text { P126 } \end{aligned}$ | 32-bit data left rotate | DROL PDROL | D, n | Rotate the number of bits specified by "n" of the double words data (32 bits) specified by ( $D+1, D$ ) to the left. | 5 | N/A | A (* Note 1) |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{aligned} & \text { F127 } \\ & \text { P127 } \end{aligned}$ | 32-bit data right rotate with carry flag (R9009) data | DRCR PDRCR | D, n | Rotate the number of bits specified by "n" of the double words data (32 bits) specified by (D+1, D) to the right together with carry flag (R9009) data. | 5 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note } 1) \end{gathered}$ |
| $\begin{aligned} & \text { F128 } \\ & \text { P128 } \end{aligned}$ | 32-bit data left rotate with carry flag (R9009) data | DRCL PDRCL | D, n | Rotate the number of bits specified by "n" of the double words data (32 bits) specified by ( $\mathrm{D}+1, \mathrm{D}$ ) to the left together with carry flag (R9009) data. | 5 | N/A | $\begin{array}{\|c} \mathrm{A} \\ \left.\mathbf{l}^{*} \text { Note } 1\right) \end{array}$ |
| Bit manipulation instructions |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { F130 } \\ \text { P130 } \end{array}$ | 16-bit data bit set | BTS PBTS | D, n | Set the value of bit position "n" of the data of "D" to 1 . | 5 | A | A |
| $\begin{aligned} & \text { F131 } \\ & \text { P131 } \end{aligned}$ | 16-bit data bit reset | BTR PBTR | D, n | Set the value of bit position "n" of the data of "D" to 0 . | 5 | A | A |
| $\begin{aligned} & \text { F132 } \\ & \text { P132 } \end{aligned}$ | 16-bit data bit invert | BTI PBTI | D, n | Invert the value of bit position "n" of the data of "D." | 5 | A | A |
| $\begin{array}{\|l\|l\|l\|} \text { F133 } \\ \text { P133 } \end{array}$ | 16-bit data bit test | $\begin{array}{\|l\|} \text { BTT } \\ \text { PBTT } \end{array}$ | D, n | Test the value of bit position "n" of the data of "D" and output the result to R900B. | 5 | A | A |
| $\begin{array}{\|l\|l\|l} \text { F135 } \\ \text { P135 } \end{array}$ | Number of ON (1) bits in 16-bit data | $\begin{aligned} & \hline \text { BCU } \\ & \text { PBCU } \end{aligned}$ | S, D | Store the number of ON bits in the data of " $S$ " in "D." | 5 | A | A |
| $\begin{array}{\|l} \text { F136 } \\ \text { P136 } \end{array}$ | Number of ON (1) bits in 32-bit data | DBCU PDBCU | S, D | Store the number of ON bits in the data of ( $\mathrm{S}+1$, S) in "D." | 7 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| Basic function instruction |  |  |  |  |  |  |  |
| F137 | Auxiliary timer | STMR | S, D | Turn ON the specified output (* Note 1) and R900D after $0.01 \mathrm{sec} . \times$ set value. | 5 | A <br> (* Note 2) | A |
| Special instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { F138 } \\ & \text { P138 } \end{aligned}$ | Hours, minutes and seconds data to seconds data | HMSS PHMSS | S, D | Converts the hour, minute and second data of ( $\mathrm{S}+1, \mathrm{~S}$ ) to seconds data, and the converted data is stored in ( $\mathrm{D}+1$, D). | 5 | A <br> (* Note 3) | A |
| $\begin{aligned} & \text { F139 } \\ & \text { P139 } \end{aligned}$ | Seconds data to hours, minutes and seconds data | SHMS PSHMS | S, D | Converts the seconds data of ( $\mathrm{S}+1, \mathrm{~S}$ ) to hour, minute and second data, and the converted data is stored in ( $\mathrm{D}+1, \mathrm{D}$ ). | 5 | A (* Note 3) | A |
| $\begin{array}{\|l\|} \hline \text { F140 } \\ \text { P140 } \end{array}$ | Carry flag (R9009) set | STC PSTC | - | Turns ON the carry flag (R9009). | 1 | A | A |
| $\begin{array}{\|l\|} \hline \text { F141 } \\ \text { P141 } \end{array}$ | Carry flag (R9009) reset | $\begin{aligned} & \text { CLC } \\ & \text { PCLC } \end{aligned}$ | - | Turns OFF the carry flag (R9009). | 1 | A | A |
| $\begin{array}{\|l\|} \hline \text { F142 } \\ \text { P142 } \end{array}$ | Watching dog timer update | WDT PWDT | S | The time (allowable scan time for the system) of watching dog timer is changed to " S " $\times 0.1(\mathrm{~ms})$ only for that scan. | 3 | N/A | A |
| $\begin{aligned} & \text { F143 } \\ & \text { P143 } \end{aligned}$ | Partial I/O update | IORF PIORF | D1, D2 | Updates the I/O from the number specified by "D1" to the number specified by "D2." | 5 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): In FP3/FP10SH CPU Ver.4.0 or later, an OT instruction can be entered after an auxiliary timer instruction. This instruction should be input using NPST-GR Ver.2.3 or later and FP programmer II (AFP1114V2).
- (*2): The instruction for FP3 is available for FP3 CPU Ver.3.1 or later.
- (*3): The instruction for FP3 is available for FP3 CPU Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{aligned} & \text { F144 } \\ & \text { P144 } \end{aligned}$ | Serial data communication control | TRNS PTRNS | S, n | The COM port receive flag (R9038) is set to OFF to enable reception. Beginning at " S ", " n " bytes of the data registers are sent from the COM port. | 5 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F145 } \\ & \text { P145 } \end{aligned}$ | Data send | SEND PSEND | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D}, \mathrm{~N} \end{aligned}$ | Sends the data to another station in the network (MEWNET). | 9 | A | A |
| $\begin{array}{\|l} \text { F146 } \\ \text { P146 } \end{array}$ | Data receive | $\begin{array}{\|l} \text { RECV } \\ \text { PRECV } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { N, D } \end{aligned}$ | Receives the data to another station in the network (MEWNET). | 9 | A | A |
| F147 | Printout | PR | S, D | Converts the ASCII code data in the area starting with " S " for printing, and outputs it to the word external output relay WY specified by "D." | 5 | A | A |
| $\begin{array}{\|l\|} \text { F148 } \\ \text { P148 } \end{array}$ | Self-diagnostic error set | ERR <br> PERR | $\begin{aligned} & \mathrm{n} \\ & \text { (n: K100 } \\ & \text { to K299) } \end{aligned}$ | Stores the self-diagnostic error number " $n$ " in (DT9000 for FP3 or DT90000 for FP10SH), turns R9000 ON, and turns ON the ERROR LED. | 3 | A <br> (* Note 2) | A <br> (* Note 2) |
| $\begin{array}{\|l\|} \hline \text { F149 } \\ \text { P149 } \end{array}$ | Message display | MSG <br> PMSG | S | Displays the character constant of " S " in the connected programming tool. | 13 | A | A |
| $\begin{aligned} & \text { F150 } \\ & \text { P150 } \end{aligned}$ | Data read from intelligent unit | READ PREAD | $\begin{aligned} & \text { S1, S2, } \\ & \text { n, D } \end{aligned}$ | Reads the data from the intelligent unit. | 9 | A | A |
| $\begin{array}{\|l\|} \hline \text { F151 } \\ \text { P151 } \end{array}$ | Data write into intelligent unit | WRT PWRT | $\begin{aligned} & \text { S1, S2, } \\ & \text { n, D } \end{aligned}$ | Writes the data into the intelligent unit. | 9 | A | A |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
- (*2): In FP3/FP10SH CPU Ver.4.4 or later, a self-diagnosis error can be cleared by executing the instruction with KO specified for $\mathbf{n}$.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \text { F152 } \\ \text { P152 } \end{array}$ | Data read from MEWNET-F slave station | RMRD PRMRD | $\begin{aligned} & \text { S1, S2, } \\ & \text { n, D } \end{aligned}$ | Reads the data from the intelligent unit at the MEWNET-F (remote $\mathrm{I} / \mathrm{O}$ ) slave station. | 9 | A | A |
| $\begin{array}{\|l} \text { F153 } \\ \text { P153 } \end{array}$ | Data write into MEWNET-F slave station | RMWT PRMWT | $\begin{aligned} & \text { S1, S2, } \\ & \text { n, D } \end{aligned}$ | Writes the data into the intelligent unit at the MEWNET-F (remote I/O) slave station. | 9 | A | A |
| $\begin{array}{\|l\|l\|} \text { F154 } \\ \text { P154 } \end{array}$ | Machine language program call | MCAL PMCAL | n | The machine language program is called. | 3 | A | N/A |
| $\begin{array}{\|l\|} \hline \text { F155 } \\ \text { P155 } \end{array}$ | Sampling | SMPL PSMPL | - | Starts sampling data. | 1 | A | A |
| $\begin{array}{\|l} \text { F156 } \\ \text { P156 } \end{array}$ | Sampling trigger | STRG PSTRG | - | When the trigger of this instruction turns ON, the sampling trace stops. | 1 | A | A |
| $\begin{array}{\|l} \text { F157 } \\ \text { P157 } \end{array}$ | Time addition | CADD PCADD | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | The time after (S2+1, S2) elapses from the time of (S1+2, S $1+1$, S 1 ) is stored in ( $\mathrm{D}+2$, D+1, D). | 9 | A | A |
| $\begin{array}{\|l} \text { F158 } \\ \text { P158 } \end{array}$ | Time substruction | CSUB PCSUB | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The time that results from subtracting (S2+1, S 2 ) from the time $(\mathrm{S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1)$ is stored in (D+2, D+1, D). | 9 | A | A |
| BIN arithmetic instruction |  |  |  |  |  |  |  |
| $\begin{array}{\|l\|} \hline \text { F160 } \\ \text { P160 } \end{array}$ | Double word (32-bit) data square root | $\begin{array}{\|l\|} \hline \text { DSQR } \\ \text { PDSQR } \end{array}$ | S, D | $\sqrt{(S)} \rightarrow(\mathrm{D})$ | 7 | A | A |
| Basic function instruction |  |  |  |  |  |  |  |
| F183 | Auxiliary timer (32-bit) | DSTM | S, D | Turn ON the specified output and R900D after $0.01 \mathrm{sec} . \times$ set value. | 7 | N/A | A (* Note 1) |

Notes

- A: Available, N/A: Not available
- (*1): The instruction for FP10SH is available for FP10SH CPU Ver.3.1 or later and this instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| Data transfer instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { F190 } \\ & \text { P190 } \end{aligned}$ | Three 16-bit data move | MV3 <br> PMV3 | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1) \rightarrow(\mathrm{D}),(\mathrm{S} 2) \rightarrow \\ & (\mathrm{D}+1),(\mathrm{S} 3) \rightarrow(\mathrm{D}+2) \end{aligned}$ | 10 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F191 } \\ & \text { P191 } \end{aligned}$ | Three 32-bit data move | DMV3 PDMV3 | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1) \rightarrow(\mathrm{D}+1, \mathrm{D}), \\ & (\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+3, \\ & \mathrm{D}+2),(\mathrm{S} 3+1, \mathrm{~S} 3) \rightarrow \\ & (\mathrm{D}+5, \mathrm{D}+4) \end{aligned}$ | 16 | N/A | A <br> (* Note 1) |
| Logic operation instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { F215 } \\ & \text { P215 } \end{aligned}$ | 32-bit data AND | DAND PDAND | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (S 1+1, S 1) \wedge(S 2+1, \\ & S 2) \rightarrow(D+1, D) \end{aligned}$ | 12 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F216 } \\ & \text { P216 } \end{aligned}$ | 32-bit data OR | DOR PDOR | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1) \vee(\mathrm{S} 2+1, \\ & \mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 12 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F217 } \\ & \text { P217 } \end{aligned}$ | 32-bit data XOR | $\begin{array}{\|l\|} \text { DXOR } \\ \text { PDXOR } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \{(\mathrm{S} 1+1, \mathrm{~S} 1) \wedge(\mathrm{S} 2+1, \\ & \mathrm{S} 2)\} \vee\{(\mathrm{S} 1+1, \mathrm{~S} 1) \wedge \\ & (\mathrm{S} 2+1, \mathrm{~S} 2)\} \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 12 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F218 } \\ & \text { P218 } \end{aligned}$ | 32-bit data XNR | DXNR PDXNR | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & \{(\mathrm{S} 1+1, \mathrm{~S} 1) \wedge(\mathrm{S} 2+1, \\ & \mathrm{S} 2)\} \vee\{(\mathrm{S} 1+1, \mathrm{~S} 1) \wedge \\ & (\mathrm{S} 2+1, \mathrm{~S} 2)\} \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 12 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F219 } \\ & \text { P219 } \end{aligned}$ | Double word (32-bit) data unites | DUNI PDUNI | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & \{(\mathrm{S} 1+1, \mathrm{~S} 1) \wedge(\mathrm{S} 3+1, \\ & \mathrm{S} 3)\} \vee\{(\mathrm{S} 2+1, \mathrm{~S} 2) \wedge \\ & (\mathrm{S} 3+1, \mathrm{~S})\} \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 16 | N/A | A <br> (* Note 1) |

## Data conversion instructions

| $\begin{aligned} & \text { F235 } \\ & \text { P235 } \end{aligned}$ | 16-bit binary data $\rightarrow$ Gray code conversion | GRY PGRY | S, D | Converts the 16-bit binary data of " S " to gray codes, and the converted result is stored in the "D." | 6 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { F236 } \\ & \text { P236 } \end{aligned}$ | 32-bit binary data $\rightarrow$ Gray code conversion | DGRY PDGRY | S, D | Converts the 32-bit binary data of ( $\mathrm{S}+1, \mathrm{~S}$ ) to gray code, and the converted data is stored in the ( $\mathrm{D}+1, \mathrm{D}$ ). | 8 | N/A | $\begin{gathered} \text { A } \\ (* \text { Note 1) } \end{gathered}$ |
| $\begin{aligned} & \text { F237 } \\ & \text { P237 } \end{aligned}$ | 16-bit gray code $\rightarrow$ binary data conversion | GBIN PGBIN | S, D | Converts the gray codes of " S " to binary data, and the converted result is stored in the "D." | 6 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \text { F238 } \\ \text { P238 } \end{array}$ | 32-bit gray code $\rightarrow$ binary data conversion | DGBIN PDGBIN | S, D | Converts the gray code of (S+1, S) to binary data, and the converted result is stored in the (D+1, D). | 8 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F240 } \\ & \text { P240 } \end{aligned}$ | Bit line to bit column conversion | $\begin{aligned} & \text { COLM } \\ & \text { PCOLM } \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The values of bits 0 to 15 of "S" are stored in bit "n" of ( $D$ to $D+15$ ). | 8 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l} \text { F241 } \\ \text { P241 } \end{array}$ | Bit column to bit line conversion | LINE PLINE | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The values of bit " $n$ " of ( S to $\mathrm{S}+15$ ) are stored in bits 0 to 15 of "D." | 8 | N/A | A (* Note 1) |
| Integer type data processing instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { F270 } \\ & \text { P270 } \end{aligned}$ | Maximum value (word data (16-bit)) | MAX PMAX | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 2, \\ & \mathrm{D} \end{aligned}$ | Searches the maximum value in the word data table between the " S 1 " and "S2", and stores it in the "D." The address relative to " S 1 " is stored in " $D+1$." | 8 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l} \text { F271 } \\ \text { P271 } \end{array}$ | Maximum value (double word data (32-bit)) | DMAX PDMAX | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Searches for the maximum value in the double word data table between the area selected with " S 1 " and "S2", and stores it in the "D." The address relative to " S 1 " is stored in "D+2." | 8 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F272 } \\ \text { P272 } \end{array}$ | Minimum value (word data (16-bit)) | MIN PMIN | $\begin{aligned} & \text { S1, S2, } \\ & D \end{aligned}$ | Searches for the minimum value in the word data table between the area selected with "S1" and "S2", and stores it in the "D." The address relative to " S 1 " is stored in "D+1." | 8 | N/A | A <br> (* Note 1) |

Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l} \text { F273 } \\ \text { P273 } \end{array}$ | Minimum value (double word data (32-bit)) | DMIN PDMIN | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Searches for the minimum value in the double word data table between the area selected with "S1" and "S2", and stores it in the " D ". The address relative to " S 1 " is stored in " $\mathrm{D}+2$." | 8 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F275 } \\ \text { P275 } \end{array}$ | Total and mean values (word data (16-bit)) | MEAN <br> PMEAN | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The total value and the mean value of the word data with sign from the area selected with "S1" to the "S2" are obtained and stored in the "D." | 8 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| $\begin{array}{\|l} \text { F276 } \\ \text { P276 } \end{array}$ | Total and mean values (double word data (32-bit)) | DMEAN PDMEAN | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 2, \\ & \mathrm{D} \end{aligned}$ | The total value and the mean value of the double word data with sign from the area selected with "S1" to "S2" are obtained and stored in the "D." | 8 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l} \text { F277 } \\ \text { P277 } \end{array}$ | Sort (word data (16-bit)) | SORT PSORT | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3 } \end{aligned}$ | The word data with sign from the area specified by "S1" to "S2" are sorted in ascending order (the smallest word is first) or descending order (the largest word is first). | 8 | N/A | A (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F278 } \\ \text { P278 } \end{array}$ | Sort (double word data (32-bit)) | DSORT PDSORT | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3 } \end{aligned}$ | The double word data with sign from the area specified by "S1" to "S2" are sorted in ascending order (the smallest word is first) or descending order (the largest word is first). | 8 | N/A | A (* Note 1) |

Integer type non-linear function instructions

| F285 | Upper and <br> lower limit <br> P285 <br> data) (16-bit | LIMT | SLIMT S2, | When S1 > S3, S1 $\rightarrow$ D <br> S3, D <br> When S2 < S3, S2 $\rightarrow D$ <br> When S1 § S3 S S2, <br> S3 $\rightarrow$ D | 10 | N/A | A <br> (* Note 1) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

[^4]
## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l\|} \hline \text { F286 } \\ \text { P286 } \end{array}$ | Upper and lower limit control (32-bit data) | DLIMT PDLIMT | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & \hline \text { When }(\mathrm{S} 1+1, \mathrm{~S} 1)> \\ & (\mathrm{S} 3+1, \mathrm{~S} 3),(\mathrm{S} 1+1, \mathrm{~S} 1) \\ & \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ & \text { When }(\mathrm{S} 2+1, \mathrm{~S} 2)< \\ & (\mathrm{S} 3+1, \mathrm{~S} 3),(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ & \text { When }(\mathrm{S} 1+1, \mathrm{~S} 1) \leqq \\ & (\mathrm{S} 3+1, \mathrm{~S} 3) \leqq(S 2+1, \\ & \mathrm{S} 2),(\mathrm{S} 3+1, \mathrm{~S} 3) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 16 | N/A | A (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F287 } \\ \text { P287 } \end{array}$ | Deadband control (16-bit data) | BAND PBAND | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | When S1 > S3, S3 - S1 <br> $\rightarrow D$ <br> When S2 < S3, S3 - S2 <br> $\rightarrow D$ <br> When S1 <br> $\rightarrow \mathrm{D}$ $\mathrm{S} \leqq \mathrm{S} 2,0$ | 10 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note } 1) \end{gathered}$ |
| $\begin{array}{\|l\|} \text { F288 } \\ \text { P288 } \end{array}$ | Deadband control (32-bit data) | DBAND PDBAND | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { When }(\mathrm{S} 1+1, \mathrm{~S} 1)> \\ (\mathrm{S} 3+1, \mathrm{~S} 3),(\mathrm{S} 3+1, \mathrm{~S} 3)- \\ (\mathrm{S} 1+1, \mathrm{~S} 1) \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ \mathrm{When}(\mathrm{~S} 2+1, \mathrm{~S} 2)< \\ (\mathrm{S} 3+1, \mathrm{~S} 3),(\mathrm{S} 3+1, \mathrm{~S} 3)- \\ (\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ \text { When }(\mathrm{S} 1+1, \mathrm{~S} 1) \leqq \\ (\mathrm{S} 3+1, \mathrm{~S} 3) \leqq(\mathrm{S} 2+1, \\ \mathrm{S} 2), 0 \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{array}$ | 16 | N/A | A (* Note 1) |
| $\begin{aligned} & \text { F289 } \\ & \text { P289 } \end{aligned}$ | Zone control <br> (16-bit data) | ZONE PZONE | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & \text { When S3 }<0, S 3+S 1 \\ & \rightarrow D \\ & \text { When S3 }=0,0 \rightarrow D \\ & \text { When S3 }>0, S 3+S 2 \\ & \rightarrow D \end{aligned}$ | 10 | N/A | A (* Note 1) |
| $\begin{array}{\|l} \text { F290 } \\ \text { P290 } \end{array}$ | Zone control (32-bit data) | DZONE PDZONE | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & \text { When (S3+1, S3) < 0, } \\ & (S 3+1, S 3)+(S 1+1, S 1) \\ & \rightarrow(D+1, D) \\ & \text { When }(S 3+1, S 3)=0,0 \\ & \rightarrow(D+1, D) \\ & \text { When }(S 3+1, S 3)>0, \\ & (S 3+1, S 3)+(S 2+1, S 2) \\ & \rightarrow(D+1, D) \end{aligned}$ | 16 | N/A | $\underset{(* \text { Note 1) }}{\text { A }}$ |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| BCD type real number operation instructions |  |  |  |  |  |  |  |
| F300 | BCD type sine operation | $\begin{aligned} & \hline \text { BSIN } \\ & \text { PBSIN } \end{aligned}$ | S, D | $\begin{aligned} & \text { SIN (S+1, S) } \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 6 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| $\begin{array}{\|l} \text { F301 } \\ \text { P301 } \end{array}$ | BCD type cosine operation | $\begin{aligned} & \text { BCOS } \\ & \text { PBCOS } \end{aligned}$ | S, D | $\begin{aligned} & \operatorname{COS}(S+1, S) \rightarrow \\ & (D+1, D) \end{aligned}$ | 6 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F302 } \\ & \text { P302 } \end{aligned}$ | BCD type tangent operation | BTAN PBTAN | S, D | $\begin{aligned} & \text { TAN }(S+1, S) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 6 | N/A | A <br> (* Note 1) |
| \|F303 | BCD type arcsine operation | BASIN PBASIN | S, D | $\begin{aligned} & \text { SIN-1 (S+1, S) } \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 6 | N/A | A (* Note 1) |
| $\begin{aligned} & \text { F304 } \\ & \text { P304 } \end{aligned}$ | BCD type arccosine operation | BACOS PBACOS | S, D | $\begin{aligned} & \mathrm{COS}^{-1}(\mathrm{~S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 6 | N/A | A (* Note 1) |
| \| F305 | BCD type arctangent operation | BATAN PBATAN | S, D | $\begin{aligned} & \operatorname{TAN}^{-1}(\mathrm{~S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 6 | N/A | A (* Note 1) |
| Floating-point type real number operation instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { F309 } \\ & \text { P309 } \end{aligned}$ | Floating-point type real data move | FMV PFMV | S, D | $(S+1, S) \rightarrow(D+1, D)$ | 8 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|l} \text { F310 } \\ \text { P310 } \end{array}$ | Floating-point type real data addition | $\begin{aligned} & \mathrm{F}+ \\ & \mathrm{PF}+ \end{aligned}$ | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1, \\ & \mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 14 | N/A | A (* Note 1) |
| $\begin{aligned} & \text { F311 } \\ & \text { P311 } \end{aligned}$ | Floating-point type real data subtraction | $\begin{aligned} & \text { F- } \\ & \text { PF- } \end{aligned}$ | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 2, \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1)-(\mathrm{S} 2+1, \\ & \mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 14 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F312 } \\ & \text { P312 } \end{aligned}$ | Floating-point type real data multiplication | $\begin{array}{\|l\|} \hline \text { F* }^{*} \\ \text { PF* } \end{array}$ | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \\ & \mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 14 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F313 } \\ & \text { P313 } \end{aligned}$ | Floating-point type real data division | $\begin{array}{\|l} \text { F\% } \\ \text { PF\% } \end{array}$ | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 2, \\ & \mathrm{D} \end{aligned}$ | $\begin{aligned} & (S 1+1, S 1) \div(S 2+1, \\ & S 2) \rightarrow(D+1, D) \end{aligned}$ | 14 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F314 } \\ & \text { P314 } \end{aligned}$ | Floating-point type real data sine operation | SIN PSIN | S, D | $\begin{aligned} & \hline \operatorname{SIN}(S+1, S) \rightarrow \\ & (D+1, D) \end{aligned}$ | 10 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note } 1) \end{gathered}$ |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| \| F315 | Floating-point type real data cosine operation | $\begin{aligned} & \hline \text { COS } \\ & \text { PCOS } \end{aligned}$ | S, D | $\begin{aligned} & \mathrm{COS}(\mathrm{~S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 10 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|} \text { F316 } \\ \text { P316 } \end{array}$ | Floating-point type real data tangent operation | TAN PTAN | S, D | $\begin{aligned} & \text { TAN }(\mathrm{S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 10 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|} \text { F317 } \\ \text { P317 } \end{array}$ | Floating-point type real data arcsine operation | ASIN PASIN | S, D | $\begin{aligned} & \mathrm{SIN}^{-1}(\mathrm{~S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 10 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|} \hline \text { F318 } \\ \text { P318 } \end{array}$ | Floating-point type real data arccosine operation | $\begin{aligned} & \text { ACOS } \\ & \text { PACOS } \end{aligned}$ | S, D | $\begin{aligned} & \mathrm{COS}-1(\mathrm{~S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 10 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|l\|l\|} \text { F319 } \\ \text { P319 } \end{array}$ | Floating-point type real data arctangent operation | ATAN PATAN | S, D | $\begin{aligned} & \operatorname{TAN}^{-1}(\mathrm{~S}+1, \mathrm{~S}) \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 10 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|l\|} \text { F320 } \\ \text { P320 } \end{array}$ | Floating-point type real data natural logarithm | LN PLN | S, D | LN (S+1, S) $\rightarrow$ (D+1, D) | 10 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F321 } \\ & \text { P321 } \end{aligned}$ | Floating-point type real data exponent | $\begin{aligned} & \text { EXP } \\ & \text { PEXP } \end{aligned}$ | S, D | $\begin{aligned} & \operatorname{EXP}(S+1, S) \rightarrow \\ & (D+1, D) \end{aligned}$ | 10 | N/A | A (* Note 1) |
| $\begin{aligned} & \text { F322 } \\ & \text { P322 } \end{aligned}$ | Floating-point type real data logarithm | $\begin{aligned} & \text { LOG } \\ & \text { PLOG } \end{aligned}$ | S, D | $\begin{aligned} & \text { LOG (S+1, S) } \rightarrow \\ & (\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 10 | N/A | A (* Note 1) |
| $\begin{aligned} & \text { F323 } \\ & \text { P323 } \end{aligned}$ | Floating-point type real data power | PWR PPWR | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | $\underset{\rightarrow(\mathrm{D}+1, \mathrm{D})}{(\mathrm{S} 1+1, \mathrm{~S} 1)^{\wedge}(\mathrm{S} 2+1, \mathrm{~S} 2)}$ | 14 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|l\|} \text { F324 } \end{array}$ | Floating-point type real data square root | FSQR PFSQR | S, D | $\sqrt{(S+1, S)} \rightarrow(\mathrm{D}+1, \mathrm{D})$ | 10 | N/A | A <br> (* Note 1) |

[^5]
## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{aligned} & \text { F325 } \\ & \text { P325 } \end{aligned}$ | 16-bit integer data to floating-point type real data conversion | $\begin{aligned} & \text { FLT } \\ & \text { PFLT } \end{aligned}$ | S, D | Converts the 16-bit integer data with sign specified by " S " to real number data, and the converted data is stored in "D." | 6 | N/A | A (* Note 1) |
| $\begin{aligned} & \text { F326 } \\ & \text { P326 } \end{aligned}$ | 32-bit integer data to floating-point type real data conversion | $\begin{aligned} & \text { DFLT } \\ & \text { PDFLT } \end{aligned}$ | S, D | Converts the 32-bit integer data with sign specified by $(S+1, S)$ to real number data, and the converted data is stored in (D+1, D). | 8 | N/A | $\begin{array}{\|c\|} \hline \text { A } \\ \left.\mathbf{l}^{*} \text { Note } 1\right) \end{array}$ |
| $\begin{aligned} & \text { F327 } \\ & \text { P327 } \end{aligned}$ | Floating-point type real data to 16-bit integer conversion (the largest integer not exceeding the floatingpoint type real data) | INT PINT | S, D | Converts real number data specified by ( $\mathrm{S}+1$, S) to the 16-bit integer data with sign (the largest integer not exceeding the floating-point data), and the converted data is stored in "D." | 8 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| $\begin{aligned} & \text { F328 } \\ & \text { P328 } \end{aligned}$ | Floating-point type real data to 32-bit integer conversion (the largest integer not exceeding the floatingpoint type real data) | DINT PDINT | S, D | Converts real number data specified by (S+1, S) to the 32-bit integer data with sign (the largest integer not exceeding the floating-point data), and the converted data is stored in (D+1, D). | 8 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| $\begin{aligned} & \text { F329 } \\ & \text { P329 } \end{aligned}$ | Floating-point type real data to 16-bit integer conversion (rounding the first decimal point down to integer) | FIX PFIX | S, D | Converts real number data specified by (S+1, S) to the 16-bit integer data with sign (rounding the first decimal point down), and the converted data is stored in "D." | 8 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note } 1) \end{gathered}$ |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{aligned} & \text { F330 } \\ & \text { P330 } \end{aligned}$ | Floating-point type real data to 32-bit integer conversion (rounding the first decimal point down to integer) | DFIX PDFIX | S, D | Converts real number data specified by (S+1, S) to the 32-bit integer data with sign (rounding the first decimal point down), and the converted data is stored in (D+1, D). | 8 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F331 } \\ & \text { P331 } \end{aligned}$ | Floating-point type real data to 16-bit integer conversion (rounding the first decimal point off to integer) | ROFF PROFF | S, D | Converts real number data specified by (S+1, S) to the 16-bit integer data with sign (rounding the first decimal point off), and the converted data is stored in "D." | 8 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F332 } \\ & \text { P332 } \end{aligned}$ | Floating-point type real data to 32-bit integer conversion (rounding the first decimal point off to integer) | DROFF PDROFF | S, D | Converts real number data specified by (S+1, S) to the 32-bit integer data with sign(rounding the first decimal point off), and the converted data is stored in ( $\mathrm{D}+1$, D). | 8 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l\|} \text { F333 } \\ \text { P333 } \end{array}$ | Floating-point type real data rounding the first decimal point down | FINT PFINT | S, D | The decimal part of the real number data specified in $(S+1, S)$ is rounded down, and the result is stored in ( $\mathrm{D}+1$, D). | 8 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F334 } \\ & \text { P334 } \end{aligned}$ | Floating-point type real data rounding the first decimal point off | FRINT PFRINT | S, D | The decimal part of the real number data stored in $(S+1, S)$ is rounded off, and the result is stored in (D+1, D). | 8 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F335 } \\ & \text { P335 } \end{aligned}$ | Floating-point type real data sign changes | $\begin{array}{\|l\|} \hline \mathrm{F}+/- \\ \mathrm{PF}+/- \end{array}$ | S, D | The real number data stored in $(S+1, S)$ is changed the sign, and the result is stored in ( $D+1, D$ ). | 8 | N/A | A <br> (* Note 1) |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  | FP3 | FP10SH |  |  |
| F336 <br> P336 | Floating-point <br> type real data <br> absolute | FABS <br> PFABS | S, D | Takes the absolute <br> value of real number <br> data specified by (S+1, <br> S), and the result <br> (absolute value) is <br> stored in (D+1, D). | $\mathbf{8}$ | N/A | A <br> (* Note 1) |
| F337 <br> P337 | Floating-point <br> type real data <br> degree $\rightarrow$ <br> radian | RAD <br> PRAD | S, D | The data in degrees of <br> an angle specified in <br> (S+1, S) is converted to <br> radians (real number <br> data), and the result is <br> stored in (D+1, D). | $\mathbf{8}$ | N/A | A <br> (* Note 1) |
| F338 <br> P338 | Floating-point <br> type real data <br> radian $\rightarrow$ <br> degree | PDEG | SEG | The angle data in <br> radians (real number <br> data) specified in (S+1, <br> S) is converted to angle <br> data in degrees, and the <br> result is stored in (D+1, <br> D). | $\mathbf{8}$ | N/A | A <br> (* Note 1) |

Floating-point type real number data processing instructions

| $\begin{aligned} & \text { F345 } \\ & \text { P345 } \end{aligned}$ | Floating-point type real data compare | FCMP PFCMP | S1, S2 | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1)>(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \mathrm{R} 900 \mathrm{~A}: \mathrm{ON} \\ & (\mathrm{~S} 1+1, \mathrm{~S} 1)=(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \mathrm{R} 900 \mathrm{~B}: \mathrm{ON} \\ & (\mathrm{~S} 1+1, \mathrm{~S} 1)<(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \text { R900C: ON } \end{aligned}$ | 10 | N/A | $\begin{gathered} \text { A } \\ (* \text { Note } 1) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { F346 } \\ & \text { P346 } \end{aligned}$ | Floating-point type real data band compare | FWIN PFWIN | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3 } \end{aligned}$ | $\begin{aligned} & (\mathrm{S} 1+1, \mathrm{~S} 1)>(\mathrm{S} 3+1, \mathrm{~S} 3) \\ & \rightarrow \text { R900A: ON } \\ & (\mathrm{S} 2+1, \mathrm{~S} 2) \leqq(\mathrm{S} 1+1, \\ & \mathrm{S} 1) \leqq(\mathrm{S} 3+1, \mathrm{~S} 3) \\ & \rightarrow \text { R900B: ON } \\ & (\mathrm{S} 1+1, \mathrm{~S} 1)<(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow \text { R900C: ON } \end{aligned}$ | 14 | N/A | $\begin{gathered} \text { A } \\ (* \text { Note } 1) \end{gathered}$ |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l\|} \hline \text { F347 } \\ \text { P347 } \end{array}$ | Floating-point type real data upper and lower limit control | FLIMT PFLIMT | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & \text { When }(\mathrm{S} 1+1, \mathrm{~S} 1)> \\ & (\mathrm{S} 3+1, \mathrm{~S} 3), \\ & (\mathrm{S} 1+1, \mathrm{~S} 1) \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ & \mathrm{When}(\mathrm{~S} 2+1, \mathrm{~S} 2)< \\ & (\mathrm{S} 3+1, \mathrm{~S} 3), \\ & (\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ & \mathrm{When}(\mathrm{~S} 1+1, \mathrm{~S} 1) \leqq \\ & (\mathrm{S} 3+1, \mathrm{~S} 3) \leqq(\mathrm{S} 2+1, \\ & \mathrm{S} 2),(\mathrm{S} 3+1, \mathrm{~S} 3) \rightarrow(\mathrm{D}+1, \\ & \mathrm{D}) \end{aligned}$ | 17 | N/A | A (* Note 1) |
| $\begin{array}{\|l\|} \text { F348 } \\ \text { P348 } \end{array}$ | Floating-point type real data deadband control | FBAND PFBAND | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & \hline \text { When }(S 1+1, S 1)> \\ & (S 3+1, S 3), \\ & (S 3+1, S 3)-(S 1+1, S 1) \\ & \rightarrow(D+1, D) \\ & \text { When }(S 2+1, S 2)< \\ & (S 3+1, S 3), \\ & (S 3+1, S 3)-(S 2+1, S 2) \\ & \rightarrow(D+1, D) \\ & \text { When }(S 1+1, S 1) \leqq \\ & (S 3+1, S 3) \leqq(S 2+1, \\ & S 2), 0.0 \rightarrow(D+1, D) \end{aligned}$ | 17 | N/A | A (* Note 1) |
| $\begin{array}{\|l} \text { F349 } \\ \text { P349 } \end{array}$ | Floating-point type real data zone control | FZONE PFZONE | $\begin{aligned} & \text { S1, S2, } \\ & \text { S3, D } \end{aligned}$ | $\begin{aligned} & \hline \text { When }(\mathrm{S} 3+1, \mathrm{~S} 3)<0.0, \\ & (\mathrm{~S} 3+1, \mathrm{~S} 3)+(\mathrm{S} 1+1, S 1) \\ & \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ & \text { When }(\mathrm{S} 3+1, \mathrm{~S} 3)=0.0, \\ & 0.0 \rightarrow(\mathrm{D}+1, \mathrm{D}) \\ & \text { When }(\mathrm{S} 3+1, \mathrm{~S} 3)>0.0 \\ & (\mathrm{~S} 3+1, \mathrm{~S} 3)+(\mathrm{S} 2+1, \mathrm{~S} 2) \\ & \rightarrow(\mathrm{D}+1, \mathrm{D}) \end{aligned}$ | 17 | N/A | A <br> (* Note 1) |
| $\begin{aligned} & \text { F350 } \\ & \text { P350 } \end{aligned}$ | Floating-point type real data maximum value | FMAX PFMAX | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | Searches the maximum value in the real number data table between the area selected with "S1" and "S2", and stores it in the (D+1, D). The address relative to "S1" is stored in (D+2). | 8 | N/A | A <br> (* Note 1) |

## Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| $\begin{array}{\|l\|} \hline \text { F351 } \\ \text { P351 } \end{array}$ | Floating-point type real data minimum value | FMIN PFMIN | $\begin{aligned} & \text { S1, S2, } \\ & \text { D } \end{aligned}$ | Searches the minimum value in the real number data table between the area selected with "S1" and "S2", and stores it in the ( $D+1, D$ ). The address relative to " S 1 " is stored in ( $\mathrm{D}+2$ ). | 8 | N/A | $\underset{\text { (* Note 1) }}{\text { A }}$ |
| $\begin{array}{\|l\|} \hline \text { F352 } \\ \text { P352 } \end{array}$ | Floating-point type real data total and mean values | FMEAN PFMEAN | $\begin{aligned} & \text { S1, S2, } \\ & \mathrm{D} \end{aligned}$ | The total value and the mean value of the real number data from the area selected with " S 1 " to "S2" are obtained. The total value is stored in the ( $D+1, D$ ) and the mean value is stored in the ( $\mathrm{D}+3, \mathrm{D}+2$ ). | 8 | N/A | $\begin{gathered} \text { A } \\ \mathbf{1}^{*} \text { Note 1) } \end{gathered}$ |
| $\begin{aligned} & \text { F353 } \\ & \text { P353 } \end{aligned}$ | Floating-point type real data sort | FSORT PFSORT | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 2, \\ & \mathrm{D} \end{aligned}$ | The real number data from the area specified by "S1" to "S2" are sorted in ascending order (the smallest word is first) or descending order (the largest word is first). | 8 | N/A | $\underset{(* \text { Note 1) }}{\text { A }}$ |

Time series processing instruction

| $\begin{aligned} & \text { F355 } \\ & \text { P355 } \end{aligned}$ | PID processing | $\begin{array}{\|l\|} \hline \text { PID } \\ \text { PPID } \\ \hline \end{array}$ | S | PID processing is performed depending on the control value (mode and parameter) specified by (S to S+2) and ( $S+4$ to $S+10$ ), and the result is stored in the ( $\mathrm{S}+3$ ). | 4 | N/A | $\underset{(* \text { Note 1) }}{\text { A }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Notes

- A: Available, N/A: Not available
- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.

| Number | Name | Boolean | Operand | Description | Steps | Availability |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | FP3 | FP10SH |
| Compare instructions |  |  |  |  |  |  |  |
| $\begin{array}{\|l} \text { F373 } \\ \text { P373 } \end{array}$ | 16-bit data revision detection | DTR PDTR | S, D | If the data in the 16-bit area specified by " S " has changed since the previous execution, internal relay R9009 (carry flag) will turn ON. "D" is used to store the data of the previous execution. | 6 | N/A | A <br> (* Note 1) |
| $\begin{array}{\|l} \text { F374 } \\ \text { P374 } \end{array}$ | 32-bit data revision detection | DDTR PDDTR | S, D | If the data in the 32-bit area specified by (S+1, S) has changed since the previous execution, internal relay R9009 (carry flag) will turn ON. $(D+1, D)$ is used to store the data of the previous execution. | 6 | N/A | $\begin{gathered} \text { A } \\ \text { (* Note 1) } \end{gathered}$ |
| Index register bank processing instructions |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { F410 } \\ & \text { P410 } \end{aligned}$ | Index register bank change over | SETB PSETB | S | Setting the index register (IO to ID) bank. | 4 | N/A | A (* Note 1) |
| $\begin{array}{\|l} \text { F411 } \\ \text { P411 } \end{array}$ | Changing the index register bank | CHGB PCHGB | S | Index register (IO to ID) bank change over with remembering preceding bank. | 4 | N/A | A (* Note 1) |
| $\begin{array}{\|l} \text { F412 } \\ \text { P412 } \end{array}$ | Restoring the index register bank | POPB PPOPB | - | Changes index register (IO to ID) bank to the bank before F411 (CHGB)/P411 (PCHGB) instruction. | 2 | N/A | A |

Notes

## - A: Available, N/A: Not available

- (*1): The instruction for FP10SH should be input using NPST-GR Ver.4.0 or later.
G. 2 Table of High-Level Instructions


## Appendix H

# Table of Binary/Hexadecimal/BCD <br> Expressions 

| Decimal | Hexadecimal | Binary |  | BCD code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | 00000000 | 00000000 | 0000 | 0000 | 0000 | 0000 |
| 1 | 0001 | 00000000 | 00000001 | 0000 | 0000 | 0000 | 0001 |
| 2 | 0002 | 00000000 | 00000010 | 0000 | 0000 | 0000 | 0010 |
| 3 | 0003 | 00000000 | 00000011 | 0000 | 0000 | 0000 | 0011 |
| 4 | 0004 | 00000000 | 00000100 | 0000 | 0000 | 0000 | 0100 |
| 5 | 0005 | 00000000 | 00000101 | 0000 | 0000 | 0000 | 0101 |
| 6 | 0006 | 00000000 | 00000110 | 0000 | 0000 | 0000 | 0110 |
| 7 | 0007 | 00000000 | 00000111 | 0000 | 0000 | 0000 | 0111 |
| 8 | 0008 | 00000000 | 00001000 | 0000 | 0000 | 0000 | 1000 |
| 9 | 0009 | 00000000 | 00001001 | 0000 | 0000 | 0000 | 1001 |
| 10 | 000A | 00000000 | 00001010 | 0000 | 0000 | 0001 | 0000 |
| 11 | 000B | 00000000 | 00001011 | 0000 | 0000 | 0001 | 0001 |
| 12 | 000C | 00000000 | 00001100 | 0000 | 0000 | 0001 | 0010 |
| 13 | 000D | 00000000 | 00001101 | 0000 | 0000 | 0001 | 0011 |
| 14 | 000E | 00000000 | 00001110 | 0000 | 0000 | 0001 | 0100 |
| 15 | 000F | 00000000 | 00001111 | 0000 | 0000 | 0001 | 0101 |
| 16 | 0010 | 00000000 | 00010000 | 0000 | 0000 | 0001 | 0110 |
| 17 | 0011 | 00000000 | 00010001 | 0000 | 0000 | 0001 | 0111 |
| 18 | 0012 | 00000000 | 00010010 | 0000 | 0000 | 0001 | 1000 |
| 19 | 0013 | 00000000 | 00010011 | 0000 | 0000 | 0001 | 1001 |
| 20 | 0014 | 00000000 | 00010100 | 0000 | 0000 | 0010 | 0000 |
| 21 | 0015 | 00000000 | 00010101 | 0000 | 0000 | 0010 | 0001 |
| 22 | 0016 | 00000000 | 00010110 | 0000 | 0000 | 0010 | 0010 |
| 23 | 0017 | 00000000 | 00010111 | 0000 | 0000 | 0010 | 0011 |
| 24 | 0018 | 00000000 | 00011000 | 0000 | 0000 | 0010 | 0100 |
| 25 | 0019 | 00000000 | 00011001 | 0000 | 0000 | 0010 | 0101 |
| 26 | 001A | 00000000 | 00011010 | 0000 | 0000 | 0010 | 0110 |
| 27 | 001B | 00000000 | 00011011 | 0000 | 0000 | 0010 | 0111 |
| 28 | 001C | 00000000 | 00011100 | 0000 | 0000 | 0010 | 1000 |
| 29 | 001D | 00000000 | 00011101 | 0000 | 0000 | 0010 | 1001 |
| 30 | 001E | 00000000 | 00011110 | 0000 | 0000 | 0011 | 0000 |
| 31 | 001F | 00000000 | 00011111 | 0000 | 0000 | 0011 | 0001 |
| : | : |  |  |  |  |  |  |
| 63 | 003F | 00000000 | 00111111 | 0000 | 0000 | 0110 | 0011 |
| : | : |  |  |  |  |  |  |
| 255 | 00FF | 00000000 | 11111111 | 0000 | 0010 | 0101 | 0101 |
| : | : |  |  |  |  |  |  |
| 9999 | 270F | 00100111 | 00001111 | 1001 | 1001 | 1001 | 1001 |

## Appendix I

ASCII Codes


## Index

| A |  |
| :--- | ---: |
| ALARM LED | $7-7$ |
| alarm output | $4-37$ |
| arbitrary allocation with NPST-GR | $3-6$ |

## B

backplane $2-10$
basic configuration 1-6 battery of IC memory card 2-40, 8-6
C

| computer link function | $1-28$ |
| :--- | ---: |
| connecting backup battery | $4-10$ |
| connecting expansion cable <br> connector for wire-pressed <br> terminal cable | $4-9$ |
| current consumption | $4-31$ |
|  | $1-15$ |
| D |  |
| debug |  |
| dimensions | $5-4$ |

## E

| EEPROM | $2-18$ |
| :--- | ---: |
| environment | $4-3$ |
| EPROM | $2-18$ |
| ERROR LED | $7-5$ |
| expansion cable | $2-12$ |
| expansion memory area | $6-6$ |
| expansion memory unit | $2-29$ |
| F |  |
| FLASH-EEPROM type | $2-37$ |
| flat cable connector | $4-33$ |
| FP I/O transmitter unit | $1-22$ |
| FP1OSH CPU | $2-20$ |
| FP3 CPU | $2-14$ |

## G

grounding
4-13

| I |  |
| :--- | ---: |
| I/O allocation | $3-3$ |
| I/O occupied points | $3-11$ |
| IC memory card | $2-37$ |
| input unit | $2-52$ |
| input wiring | $4-14$ |
| installation space | $4-3$ |


| $\mathbf{L}$ |  |
| :--- | :--- |
| LED of power supply unit | $7-7$ |

## M

| MEWNET-F (remote I/O) system | $1-20$ |
| :--- | ---: |
| MEWNET-P (Optical) system | $1-26$ |
| MEWNET-TR system | $1-22$ |
| MEWNET-W system | $1-24$ |
| modem | $1-30$ |
| momentary power failures | $4-37$ |
| monitoring function | $5-4$ |
| mounting method | $4-7$ |

$\mathbf{N}$

| NPST CONFIGURATION | $5-7$ |
| :--- | :--- |
| number of control I/O points | $1-6$ |

## 0

| output unit | $2-68$ |
| :--- | :--- |
| output wiring | $4-18$ |

## P

performance specifications $2-4,2-7$
power supply dummy unit $2-45$
power supply unit 2-42
power supply wiring 4-11
program area 6-6
programming tools $\quad 1-34$
protect error $\quad 7-11$

## R

RAM operation $\quad 5-11$ registration of I/O mount allocation 3-9 remote I/O control function 1-22
replacement of

| -backup battery | $8-3$ |
| :--- | ---: |
| -fuse for output unit | $8-11$ |
| -fuse for power supply unit | $8-8$ |
| -relay for output unit | $8-9$ |
| OM operation | $5-11$ |

## S

safety instructions 4-36
self-diagnostic function 7 - 3

## T

tools needed for
ROM writing
$1-35,1-37$
W
wiring the connector type units $4-21$
wiring the terminal type units $4-35$

## Record of changes

$\left.\begin{array}{|l|l|l|}\hline \text { ACG No. } & \text { Date } & \text { Description of Changes } \\ \hline \text { ACG-M0080-1 } & \text { SEPT. } 1997 & \begin{array}{l}\text { First edition } \\ \text { ARCT1F300E/ } \\ \text { ACG-M300E }\end{array} \\ \begin{array}{ll}\text { ARCT1F300E-1/ } \\ \text { ACG-M300E-1 }\end{array} & \text { FEB. } 1999 & \begin{array}{l}\text { 2nd edition } \\ \text { Newly addition of ROM/RAM memory information } \\ \text { Newly addition of IC memory card information } \\ \text { Size change (from A4 to B5) }\end{array} \\ \text { 3rd edition }\end{array}\right]$

# Matsushita Electric Works, Ltd. 

Automation Controls Company
■ Head Office: 1048, Kadoma, Kadoma-shi, Osaka 571-8686, Japan
■ Telephone: +81-6-6908-1050
■ Facsimile: +81-6-6908-5781


[^0]:    Note

[^1]:    Note

[^2]:    Note

[^3]:    Note

[^4]:    Notes

[^5]:    Notes

